

# SN74BCT899

## 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER

SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces  $I_{CCZ}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- Simultaneously Generates and Checks Parity
- Packaged in Plastic Small-Outline Package


### description

The SN74BCT899 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver or it can generate/check parity from the 8-bit data buses in either direction. It has a current-sinking capability of 24 mA at the A bus and 64 mA at the B bus.

The SN74BCT899 features independent latch-enable (LEAB or LEBA) inputs, a select ( $\overline{SEL}$ ) input for ODD/EVEN parity, and separate error-signal ( $\overline{ERRA}$  or  $\overline{ERRB}$ ) outputs for checking parity.

The SN74BCT899 is characterized for operation from 0°C to 70°C.

DW PACKAGE  
(TOP VIEW)



# SN74BCT899

## 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER

SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

FUNCTION TABLE

INPUTS					OPERATION OR FUNCTION
OEAB	OEBA	SEL	LEAB	LEBA	
H	H	X	X	X	Buses A and B are in the high-impedance state.
H	L	L	X	H	Generates parity from B1 – B8 based on ODD/ $\overline{\text{EVEN}}$ . Generated parity → APAR. Generated parity checked against BPAR and output as $\overline{\text{ERRB}}$ .
H	L	L	H	H	Generates parity from B1 – B8 based on ODD/ $\overline{\text{EVEN}}$ . Generated parity → APAR. Generated parity checked against BPAR and output as $\overline{\text{ERRB}}$ . Generated parity also fed back through the A latch for generate/check as $\overline{\text{ERRA}}$ .
H	L	L	X	L	Generates parity from B-latch data based on ODD/ $\overline{\text{EVEN}}$ . Generated parity → APAR. Generated parity checked against latched BPAR and output as $\overline{\text{ERRB}}$ .
H	L	H	X	H	BPAR/B1 – B8 → APAR/A1 – A8 feed-through mode. Generated parity checked against BPAR and output as $\overline{\text{ERRB}}$ .
H	L	H	H	H	BPAR/B1 – B8 → APAR/A1 – A8 feed-through mode. Generated parity checked against BPAR and output as $\overline{\text{ERRB}}$ . Generated parity also fed back through the A latch for generate/check as $\overline{\text{ERRA}}$ .
L	H	L	H	X	Generates parity from A1 – A8 based on ODD/ $\overline{\text{EVEN}}$ . Generated parity → BPAR. Generated parity checked against APAR and output as $\overline{\text{ERRA}}$ .
L	H	L	H	H	Generates parity from A1 – A8 based on ODD/ $\overline{\text{EVEN}}$ . Generated parity → BPAR. Generated parity checked against APAR and output as $\overline{\text{ERRA}}$ . Generated parity also fed back through the B latch for generate/check as $\overline{\text{ERRB}}$ .
L	H	L	L	X	Generates parity from A-latch data based on ODD/ $\overline{\text{EVEN}}$ . Generated parity → BPAR. Generated parity checked against latched APAR and output as $\overline{\text{ERRA}}$ .
L	H	H	H	X	APAR/A1 – A8 → BPAR/B1 – B8 feed-through mode. Generated parity checked against APAR and output as $\overline{\text{ERRA}}$ .
L	H	H	H	X	APAR/A1 – A8 → BPAR/B1 – B8 feed-through mode. Generated parity checked against APAR and output as $\overline{\text{ERRA}}$ . Generated parity also fed back through the B latch for generate/check as $\overline{\text{ERRB}}$ .
L	L	X	X	X	Output to A bus and B bus

PARITY FUNCTION TABLE


INPUTS†			OUTPUTS	
ODD/ $\overline{\text{EVEN}}$	$\Sigma$ OF INPUTS A1 – A8 = H	APAR	BPAR‡	$\overline{\text{ERRA}}$
L	0, 2, 4, 6, 8	L	L	H
L	1, 3, 5, 7	L	H	L
L	0, 2, 4, 6, 8	H	L	L
L	1, 3, 5, 7	H	H	H
H	0, 2, 4, 6, 8	L	H	L
H	1, 3, 5, 7	L	L	H
H	0, 2, 4, 6, 8	H	H	H
H	1, 3, 5, 7	H	L	L

† If LE = H, current A1 – A8 and APAR data is used. If LE = L, latched A1 – A8 and APAR data is used.

‡ This is the value of BPAR if SEL = L. If SEL = H, BPAR = APAR.



**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state, $V_O$ .....	-0.5 V to $V_{CC}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-30 mA
Current into any output in the low state, $I_O$ .....	128 mA
Operating free-air temperature range .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

**SN74BCT899**  
**9-BIT LATCHABLE TRANSCEIVER**  
**WITH PARITY GENERATOR/CHECKER**

SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

**recommended operating conditions (see Note 2)**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$V_I$	Input voltage	0	$V_{CC}$		V
$I_{OH}$	High-level output current	A1 – A8		-3	mA
		B1 – B8		-15	
$I_{OL}$	Low-level output current	A1 – A8		24	mA
		B1 – B8		64	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
$T_A$	Operating free-air temperature	0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

**SN74BCT899**  
**9-BIT LATCHABLE TRANSCEIVER**  
**WITH PARITY GENERATOR/CHECKER**  
 SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$				-1.2	V
$V_{OH}$	A1–A8, APAR, $\overline{ERRA}$ , $\overline{ERRB}$	$V_{CC} = 4.75\text{ V}$ , $I_{OH} = -1\text{ mA}$		2.7	3.4		V
		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -1\text{ mA}$		2.5	3.4		
	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.4	3.3			
	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -12\text{ mA}$						
B1–B8, BPAR	$V_{CC} = 4.75\text{ V}$ , $I_{OH} = -3\text{ mA}$	$I_{OH} = -3\text{ mA}$		2.7	3.4		V
		$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.4	3.4		
	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -15\text{ mA}$		2	3.1			
$V_{OL}$	A1–A8, APAR, $\overline{ERRA}$ , $\overline{ERRB}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 20\text{ mA}$				V
			$I_{OL} = 24\text{ mA}$		0.35	0.5	
	$I_{OL} = 48\text{ mA}$						
	$I_{OL} = 64\text{ mA}$			0.42	0.55		
B1–B8, BPAR							
$I_I^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_I = 5.5\text{ V}$				100	$\mu\text{A}$
$I_{IH}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_I = 2.7\text{ V}$				20	$\mu\text{A}$
$I_{IL}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_I = 0.5\text{ V}$				-20	$\mu\text{A}$
$I_{OS}^\S$	A1–A8, APAR, $\overline{ERRA}$ , $\overline{ERRB}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0$		-60		-150	mA
	B1–B8, BPAR			-100		-225	
$I_{CC}$	Outputs high	$V_{CC} = 5.5\text{ V}$ , Outputs open	A to B		0.5	2	mA
			B to A		0.5	2	
	Outputs low		A to B		43	69	
			B to A		22	34	
	Outputs disabled, $\overline{ERR}$ outputs low		A to B		6	10	
			B to A		6	10	
	Outputs disabled, $\overline{ERR}$ outputs high		A to B		0.5	2	
			B to A		0.5	2	
$C_i$		$V_{CC} = 5\text{ V}$ , $V_I = 0.5\text{ V}$		6.5			pF
$C_{io}$	A ports	$V_{CC} = 5\text{ V}$ , $V_O = 0.5\text{ V}$		10.5			pF
	B ports			12.5			

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
$t_w$	Pulse duration	5		5		ns
$t_{su}$	Setup time before $LE\downarrow$		Data high or low	4.5		ns
$t_h$	Hold time after $LE\downarrow$		Data high or low	1.5	1.5	ns



# SN74BCT899

## 9-BIT LATCHABLE TRANSCEIVER WITH PARITY GENERATOR/CHECKER

SCBS253 – JUNE 1992 – REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			MIN	MAX	UNIT
			MIN	TYP	MAX			
$t_{PLH}$	A or B	B or A	1.9	6	7.6	1.9	9.1	ns
$t_{PHL}$			1.8	5.2	6.8	1.8	8.1	
$t_{PLH}$	A or B	BPAR or APAR	4.3	11	13	4.3	16.1	ns
$t_{PHL}$			4.5	10.7	12.7	4.5	15.3	
$t_{PLH}$	APAR or BPAR	BPAR or APAR	2.2	5.2	6.7	2.2	8	ns
$t_{PHL}$			1.7	4.7	6.3	1.7	7.6	
$t_{PLH}$	A, APAR, or B, BPAR	$\overline{ERRA}$ or $\overline{ERRB}$	3.4	10.6	12.6	3.4	15.7	ns
$t_{PHL}$			3.6	10.5	12.5	3.6	15.3	
$t_{PLH}$	ODD/ $\overline{EVEN}$	$\overline{ERRA}$ or $\overline{ERRB}$	4.6	8.8	10.5	4.6	12.8	ns
$t_{PHL}$			4.1	8.4	10.2	4.1	12.8	
$t_{PLH}$	ODD/ $\overline{EVEN}$	BPAR or APAR	4.5	9	10.7	4.5	13.1	ns
$t_{PHL}$			4.4	8.5	10.7	4.4	13.3	
$t_{PLH}$	$\overline{SEL}$	BPAR or APAR	1.4	4.6	6.2	1.4	7.7	ns
$t_{PHL}$			1.6	4.4	5.9	1.6	7.1	
$t_{PLH}$	LEAB OR LEBA	B or A	2.6	7.6	9.3	2.6	10.9	ns
$t_{PHL}$			3.3	6.5	8.2	3.3	9.3	
$t_{PLH}$	LEAB OR LEBA	BPAR or APAR (parity feed-through)	3	6.7	8.3	3	9.9	ns
$t_{PHL}$			3	6.1	7.7	3	8.7	
$t_{PLH}$	LEAB OR LEBA	BPAR or APAR (parity generated)	5.2	10.2	12.1	5.2	14.8	ns
$t_{PHL}$			5.1	8.9	10.7	5.1	12.5	
$t_{PLH}$	LEAB OR LEBA	$\overline{ERRB}$ or $\overline{ERRA}$	5.3	10.3	12.3	5.3	14.9	ns
$t_{PHL}$			5	9.2	11	5	12.9	
$t_{PZH}$	$\overline{OEAB}$ or $\overline{OEBA}$	B or A	1.8	5.6	7.2	1.8	9	ns
$t_{PZL}$			2.1	10.5	12.2	2.1	13.9	
$t_{PHZ}$	$\overline{OEAB}$ or $\overline{OEBA}$	B or A	2.9	6.4	8.1	2.9	9.8	ns
$t_{PLZ}$			2.1	5.5	7.1	2.1	8.1	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74BCT899DW	OBSOLETE	SOIC	DW	28		TBD	Call TI	Call TI
SN74BCT899DWR	OBSOLETE	SOIC	DW	28		TBD	Call TI	Call TI
SN74BCT899DWR	OBSOLETE	SOIC	DW	28		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>	Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>	Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Energy	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Space, Avionics & Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>	Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2010, Texas Instruments Incorporated