Am25LS2519

Quad Register with Two Independently Controlled Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- Polarity control on W outputs
- Buffered common clock enable

- · Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


GENERAL DESCRIPTION

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (\overline{OE}) input is LOW. When the appropriate \overline{OE} input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs – W and Y – are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving (0.3-inch row spacing) 20-pin package.

BLOCK DIAGRAM



RELATED PRODUCTS

Part No.	Description	
Am25S18, Am2918	Quad D Register	
Am25LS2518	Quad D Register	

03660B


CONNECTION DIAGRAM Top View

D-20-1

11 72


CD001870

L-20-1



Note: Pin 1 is marked for orientation


METALLIZATION AND PAD LAYOUT



DIE SIZE 0.083" x 0.099"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Quad D Register

Valid Cor	Valid Combinations					
Am25LS2519	PC DC, DM FM LC, LM XC, XM					

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION Pin No. Name 1/0 Description Di 1 Any of the four D flip-flop data lines Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When Ē 17 HIGH, the data in the register remains unchanged, regardless of the data in. Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition. CP 9 ١ Output Enable, When \overline{OE} is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The $\overline{OE \cdot W}$ controls the W set of outputs, and $\overline{OE \cdot Y}$ controls the Y set. 7. B OE-Y ō Any of the four non-inverting three-state output lines. o Yį Any of the four three-state outputs with polarity control ō Wi Polarity Control. The Wi outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting. POL o 18

FUNCTION TABLE

Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.

	INPUTS						INTERNAL	INTERNAL OUT		
FUNCTION	СР	Di	Ē	CLR	POL	OE-W	OE-Y	a	Wi	Yi
Output Three-State Control	X X X	X X X	×××	X X X	X X X	HLHL	L H H L	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Z Enabled
W _i Polarity	X	X	X	X	L H	L L	L L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting
Asynchronous Clear	X	X	X	L	L H	L	L L	L L	L H	L L
Clock Enabled	† † † † † † † † † † † † † † † † † † † †	X L H	H	H H H	X L H L	X L L	X L L	NC L H H	NC L H H	NC L H H

L = LOW H = HIGH Z = High-Impedance


CLR

19

X = Don't Care

NC = No Change t = LOW to HIGH Transition

APPLICATION



Convenient Register Content Monitor or Test Point

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limit	its over which the function-
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
		Voc = MIN	/ _{CC} = MIN / _{IN} = V _{IH} or V _{IL}		2.4	3.4		
VoH	Output HIGH Voltage	VIN = VIH or VIL			2.4	3.4		Volts
			I _{OL} = 4.0 mA				0.4	
Vo	Output LOW Voltage	V _{CC} = MIN	I _{OL} = 8.0	πA			0.45	Volts
VOL Output LOW Voltage	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12r	1A			0.5		
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
		Guaranteed input logical LOW MIL	MIL			0.7		
V _{1L}	Input LOW Level	voltage for all inp		COM'L			0.8	Volts
Vı	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA					- 1.5	Volts
) _{IL}	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V					-0.36	mA
liH	Input HIGH Current	V _{CC} = MAX, V _{IN} =	2.7V				20	μΑ
11	Input HIGH Current	V _{CC} = MAX, V _{IN} =	= 7.0V				0.1	mA
•	<u> </u>		V _O = 0.4V	7			-20	
loz	Off-State (High-Impedance) Output Current	V _{CC} = MAX	$V_0 = 2.4$	/	Ì		20	μΑ
^I sc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			- 15		-85	mA
	Dawer Supply Current			MIL		24	36	
lcc	Power Supply Current (Note 4)	V _{CC} = MAX	V _{CC} = MAX			24	39	9 mA

- Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Inputs grounded; outputs open.

SWITCHING CHARACTERISTICS ($T_A = +25^{\circ}C$, $V_{CC} = 5.0V$)

Parameters	Description	Test Conditions	Min	Тур	Max	Units
tphL				22	33	
tpHL	Clock to Yi			20	30	ns
t _{PLH}	Clock to Wi	1 -		24	36	
†PHL	(Either Polarity)			24 36	36	ns
1PHL	Clear to Yi	1		29	43	ns
1PLH				25	37	
t _{PHL}	Clear to W _i			30	45	ns
t _{PLH}				23	34	
1PHL	Polarity to Wi	C _L = 15pF		25	37	ns
tpw	Clear	$R_L = 2.0k\Omega$	18			ns
<u> </u>	LOW		15			
t _{pw}	Clock Pulse Width	1	18			ns
ts	Data	1	15			ns
th	Data	1	5			ns
ts	Data Enable	1	20			ns
th	Data Enable		0			ns
ts	Set-up Time, Clear Recovery (Inactive) to clock		20	15		ns
tzH				11	17	
tzL	Output Enable to W or Y			13	20	ns
t _{HZ}		C _L = 5.0pF		13	20	
tLZ	Output Enable to W or Y	$R_L = 2.0k\Omega$	ı	11	17	ns
f _{max}	Maximum Clock Frequency (Note 1)	$C_L = 15pF$ $R_L = 2.0k\Omega$	35	45		MHz


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

	-			COMM	ERCIAL	M!LI	TARY		
				Am25	LS2519	Am25l	.S2519		
Parameters	ers Description		Test Conditions	Min	Max	Min	Max	Units	
^t PLH					39		42		
t _{PHL}	Clock to Yi				39		45	ns	
tplH	Clock to Wi				41		43		
tpHL	(Either Polar	rity)			44		48	ns	
t _{PHL}	Clear to Yi		7		52		58	ns	
t _{PLH}					42		43		
tPHL	Clear to Wi				51		53	ns	
t _{PLH}	Polarity to W _i		7		41		45		
t _{PHL}			C _L = 50pF		42		44	ns	
t _{pw}	Clear		R _L = 2.0kΩ	20		20	L	ns	
		LOW	1 [20		20			
t _{pw}	Clock	HIGH	1 [20		20		ns	
ts	Data		1 [15		15		ns	
th	Data		1	10		10		ns	
ts	Data Enable)	i [25		25		ns	
th	Data Enable)	1 [1 [0		0		ns
ts	Set-up Time Recovery (II	, Clear nactive) to Clock	1 [23		24		ns	
[†] ZH			7		24		27		
tzı	Output Enable to Wi or Yi				29		35		
tHZ	Output Enable to W _i or Y _i		Ct = 5.0pF		33		45		
4.z			$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		22		26	ns	
f _{max}	Maximum Clock Frequency (Note 1)		$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$	30		25		MHz	

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

Am25LS2519 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.