

# MC14016B

## Quad Analog Switch/ Quad Multiplexer

The MC14016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC14016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise —  $12 \text{ nV}/\sqrt{\text{Cycle}}$ ,  $f \geq 1.0 \text{ kHz}$  typical
- Pin-for-Pin Replacements for CD4016B, CD4066B (Note improved transfer characteristic design causes more parasitic coupling capacitance than CD4016)
- For Lower  $R_{ON}$ , Use The HC4016 High-Speed CMOS Device or The MC14066B
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.

### MAXIMUM RATINGS (Voltages Referenced to $V_{SS}$ ) (Note 2.)

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	-0.5 to +18.0	V
$V_{in}, V_{out}$	Input or Output Voltage Range (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
$I_{in}$	Input Current (DC or Transient) per Control Pin	$\pm 10$	mA
$I_{SW}$	Switch Through Current	$\pm 25$	mA
$P_D$	Power Dissipation, per Package (Note 3.)	500	mW
$T_A$	Ambient Temperature Range	-55 to +125	$^{\circ}\text{C}$
$T_{stg}$	Storage Temperature Range	-65 to +150	$^{\circ}\text{C}$
$T_L$	Lead Temperature (8-Second Soldering)	260	$^{\circ}\text{C}$

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating:  
Plastic "P and D/DW" Packages: -7.0 mW/ $^{\circ}\text{C}$  From 65 $^{\circ}\text{C}$  To 125 $^{\circ}\text{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.




ON Semiconductor

<http://onsemi.com>



### MARKING DIAGRAMS




PDIP-14  
P SUFFIX  
CASE 646



SOIC-14  
D SUFFIX  
CASE 751A



SOEIAJ-14  
F SUFFIX  
CASE 965



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week


### ORDERING INFORMATION

Device	Package	Shipping
MC14016BCP	PDIP-14	2000/Box
MC14016BD	SOIC-14	55/Rail
MC14016BDR2	SOIC-14	2500/Tape & Reel
MC14016BF	SOEIAJ-14	See Note 1.
MC14016BFEL	SOEIAJ-14	See Note 1.


- For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

# MC14016B

## PIN ASSIGNMENT




## BLOCK DIAGRAM



Control	Switch
0 = VSS	Off
1 = VDD	On

## LOGIC DIAGRAM

(1/4 OF DEVICE SHOWN)



# MC14016B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Figure	Symbol	V <sub>DD</sub> Vdc	- 55°C		25°C			125°C		Unit
				Min	Max	Min	Typ (4.)	Max	Min	Max	
Input Voltage Control Input	1	V <sub>IL</sub>	5.0	—	—	—	1.5	0.9	—	—	Vdc
			10	—	—	—	1.5	0.9	—	—	
15	—		—	—	—	—	1.5	0.9	—	—	
		V <sub>IH</sub>	5.0	—	—	3.0	2.0	—	—	—	Vdc
			10	—	—	8.0	6.0	—	—	—	
			15	—	—	13	11	—	—	—	
Input Current Control	—	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	± 1.0	μAdc
Input Capacitance Control Switch Input Switch Output Feed Through	—	C <sub>in</sub>	—	—	—	—	5.0	—	—	—	pF
			—	—	—	—	5.0	—	—	—	
			—	—	—	—	5.0	—	—	—	
			—	—	—	—	0.2	—	—	—	
Quiescent Current (Per Package) (5.)	2,3	I <sub>DD</sub>	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc
			10	—	0.5	—	0.0010	0.5	—	15	
			15	—	1.0	—	0.0015	1.0	—	30	
"ON" Resistance (V <sub>C</sub> = V <sub>DD</sub> , R <sub>L</sub> = 10 kΩ) (V <sub>in</sub> = + 5.0 Vdc) (V <sub>in</sub> = - 5.0 Vdc) V <sub>SS</sub> = - 5.0 Vdc (V <sub>in</sub> = ± 0.25 Vdc) (V <sub>in</sub> = + 7.5 Vdc) (V <sub>in</sub> = - 7.5 Vdc) V <sub>SS</sub> = - 7.5 Vdc (V <sub>in</sub> = ± 0.25 Vdc) (V <sub>in</sub> = + 10 Vdc) (V <sub>in</sub> = + 0.25 Vdc) V <sub>SS</sub> = 0 Vdc (V <sub>in</sub> = + 5.6 Vdc) (V <sub>in</sub> = + 15 Vdc) (V <sub>in</sub> = + 0.25 Vdc) V <sub>SS</sub> = 0 Vdc (V <sub>in</sub> = + 9.3 Vdc)	4,5,6	R <sub>ON</sub>	—	—	—	—	—	—	—	—	Ohms
			5.0	—	600	—	300	660	—	840	
			—	—	600	—	300	660	—	840	
			—	—	600	—	280	660	—	840	
			7.5	—	360	—	240	400	—	520	
			—	—	360	—	240	400	—	520	
			—	—	360	—	180	400	—	520	
			10	—	600	—	260	660	—	840	
			—	—	600	—	310	660	—	840	
			—	—	600	—	310	660	—	840	
			—	—	360	—	260	400	—	520	
			—	—	360	—	260	400	—	520	
15	—	360	—	300	400	—	520				
Δ "ON" Resistance Between any 2 circuits in a common package (V <sub>C</sub> = V <sub>DD</sub> ) (V <sub>in</sub> = ± 5.0 Vdc, V <sub>SS</sub> = - 5.0 Vdc) (V <sub>in</sub> = ± 7.5 Vdc, V <sub>SS</sub> = - 7.5 Vdc)	—	ΔR <sub>ON</sub>	—	—	—	—	—	—	—	—	Ohms
			5.0	—	—	—	15	—	—	—	
			7.5	—	—	—	10	—	—	—	
Input/Output Leakage Current (V <sub>C</sub> = V <sub>SS</sub> ) (V <sub>in</sub> = + 7.5, V <sub>out</sub> = - 7.5 Vdc) (V <sub>in</sub> = - 7.5, V <sub>out</sub> = + 7.5 Vdc)	—	—	—	—	—	—	—	—	—	—	μAdc
			7.5	—	±0.1	—	±0.0015	±0.1	—	± 1.0	
			7.5	—	±0.1	—	±0.0015	± 0.1	—	± 1.0	

NOTE: All unused inputs must be returned to V<sub>DD</sub> or V<sub>SS</sub> as appropriate for the circuit application.

4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

5. For voltage drops across the switch (ΔV<sub>switch</sub>) > 600 mV (> 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn; i.e., the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.) Reference Figure 14.

# MC14016B


## ELECTRICAL CHARACTERISTICS (6.) ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Figure	Symbol	V <sub>DD</sub> Vdc	Min	Typ (7.)	Max	Unit
Propagation Delay Time ( $V_{SS} = 0 \text{ Vdc}$ ) $V_{in}$ to $V_{out}$ ( $V_C = V_{DD}$ , $R_L = 10 \text{ k}\Omega$ )	7	$t_{PLH}$ ,	5.0	—	15	45	ns
		$t_{PHL}$	10 15	— —	7.0 6.0	15 12	
Control to Output ( $V_{in} \leq 10 \text{ Vdc}$ , $R_L = 10 \text{ k}\Omega$ )	8	$t_{PHZ}$ ,	5.0	—	34	90	ns
		$t_{PLZ}$ ,	10	—	20	45	
		$t_{PZH}$ ,	15	—	15	35	
		$t_{PZL}$	15	—	15	35	
Crosstalk, Control to Output ( $V_{SS} = 0 \text{ Vdc}$ ) ( $V_C = V_{DD}$ , $R_{in} = 10 \text{ k}\Omega$ , $R_{out} = 10 \text{ k}\Omega$ , $f = 1.0 \text{ kHz}$ )	9	—	5.0	—	30	—	mV
			10	—	50	—	
			15	—	100	—	
Crosstalk between any two switches ( $V_{SS} = 0 \text{ Vdc}$ ) ( $R_L = 1.0 \text{ k}\Omega$ , $f = 1.0 \text{ MHz}$ , crosstalk = $20 \log_{10} \frac{V_{out1}}{V_{out2}}$ )	—	—	5.0	—	-80	—	dB
Noise Voltage ( $V_{SS} = 0 \text{ Vdc}$ ) ( $V_C = V_{DD}$ , $f = 100 \text{ Hz}$ )  ( $V_C = V_{DD}$ , $f = 100 \text{ kHz}$ )	10,11	—	5.0	—	24	—	nV/ $\sqrt{\text{Cycle}}$
			10	—	25	—	
			15	—	30	—	
			5.0	—	12	—	
			10	—	12	—	
			15	—	15	—	
Second Harmonic Distortion ( $V_{SS} = -5.0 \text{ Vdc}$ ) ( $V_{in} = 1.77 \text{ Vdc}$ , RMS Centered @ $0.0 \text{ Vdc}$ , $R_L = 10 \text{ k}\Omega$ , $f = 1.0 \text{ kHz}$ )	—	—	5.0	—	0.16	—	%
Insertion Loss ( $V_C = V_{DD}$ , $V_{in} = 1.77 \text{ Vdc}$ , $V_{SS} = -5.0 \text{ Vdc}$ , RMS centered = $0.0 \text{ Vdc}$ , $f = 1.0 \text{ MHz}$ )  $I_{loss} = 20 \log_{10} \frac{V_{out}}{V_{in}}$ ( $R_L = 1.0 \text{ k}\Omega$ ) ( $R_L = 10 \text{ k}\Omega$ ) ( $R_L = 100 \text{ k}\Omega$ ) ( $R_L = 1.0 \text{ M}\Omega$ )	12	—	5.0	—	2.3	—	dB
				—	0.2	—	
				—	0.1	—	
				—	0.05	—	
				—	0.05	—	
Bandwidth (-3.0 dB) ( $V_C = V_{DD}$ , $V_{in} = 1.77 \text{ Vdc}$ , $V_{SS} = -5.0 \text{ Vdc}$ , RMS centered @ $0.0 \text{ Vdc}$ ) ( $R_L = 1.0 \text{ k}\Omega$ ) ( $R_L = 10 \text{ k}\Omega$ ) ( $R_L = 100 \text{ k}\Omega$ ) ( $R_L = 1.0 \text{ M}\Omega$ )	12,13	BW	5.0	—	54	—	MHz
				—	40	—	
				—	38	—	
				—	37	—	
				—	37	—	
OFF Channel Feedthrough Attenuation ( $V_{SS} = -5.0 \text{ Vdc}$ ) ( $V_C = V_{SS}$ , $20 \log_{10} \frac{V_{out}}{V_{in}} = -50 \text{ dB}$ ) ( $R_L = 1.0 \text{ k}\Omega$ ) ( $R_L = 10 \text{ k}\Omega$ ) ( $R_L = 100 \text{ k}\Omega$ ) ( $R_L = 1.0 \text{ M}\Omega$ )	—	—	5.0	—	1250	—	kHz
				—	140	—	
				—	18	—	
				—	18	—	
				—	2.0	—	

6. The formulas given are for typical characteristics only at  $25^\circ\text{C}$ .


7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

# MC14016B




$V_{IL}$ :  $V_C$  is raised from  $V_{SS}$  until  $V_C = V_{IL}$ .  
 at  $V_C = V_{IL}$ :  $I_S = \pm 10 \mu A$  with  $V_{in} = V_{SS}$ ,  $V_{out} = V_{DD}$  or  $V_{in} = V_{DD}$ ,  $V_{out} = V_{SS}$ .  
 $V_{IH}$ : When  $V_C = V_{IH}$  to  $V_{DD}$ , the switch is ON and the  $R_{ON}$  specifications are met.

**Figure 1. Input Voltage Test Circuit**




**Figure 2. Quiescent Power Dissipation Test Circuit**




**Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)**

## TYPICAL $R_{ON}$ versus INPUT VOLTAGE



**Figure 4.  $V_{SS} = -5.0$  V and  $-7.5$  V**



**Figure 5.  $V_{SS} = 0$  V**




Figure 6. RON Characteristics Test Circuit




Figure 7. Propagation Delay Test Circuit and Waveforms




Figure 8. Turn-On Delay Time Test Circuit and Waveforms




Figure 9. Crosstalk Test Circuit




Figure 10. Noise Voltage Test Circuit




Figure 11. Typical Noise Characteristics

# MC14016B




Figure 12. Typical Insertion Loss/Bandwidth Characteristics




Figure 13. Frequency Response Test Circuit




Figure 14.  $\Delta V$  Across Switch

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0-to-5 V Digital Control signal is used to directly control a 5 V<sub>p-p</sub> analog signal.

The digital control logic levels are determined by V<sub>DD</sub> and V<sub>SS</sub>. The V<sub>DD</sub> voltage is the logic high voltage; the V<sub>SS</sub> voltage is logic low. For the example, V<sub>DD</sub> = +5 V logic high at the control inputs; V<sub>SS</sub> = GND = 0 V logic low.

The maximum analog signal level is determined by V<sub>DD</sub> and V<sub>SS</sub>. The analog voltage must not swing higher than V<sub>DD</sub> or lower than V<sub>SS</sub>.

The example shows a 5 V<sub>p-p</sub> signal which allows no margin at either peak. If voltage transients above V<sub>DD</sub> and/or below V<sub>SS</sub> are anticipated on the analog channels, external diodes (D<sub>x</sub>) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V<sub>DD</sub> and V<sub>SS</sub> is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V<sub>DD</sub> and V<sub>SS</sub>.




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes