




## B-Suffix Series CMOS Gates

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices (Exceptions: MC14068B and MC14078B)

		
<b>L SUFFIX</b> CERAMIC CASE 632	<b>P SUFFIX</b> PLASTIC CASE 646	<b>D SUFFIX</b> SOIC CASE 751A
<b>ORDERING INFORMATION</b>		
MC14XXXBCP		Plastic
MC14XXXBCL		Ceramic
MC14XXXBD		SOIC
$T_A = -55^\circ$ to $125^\circ\text{C}$ for all packages.		

### MAXIMUM RATINGS\* (Voltages Referenced to $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	- 0.5 to + 18.0	V
$V_{in}, V_{out}$	Input or Output Voltage (DC or Transient)	- 0.5 to $V_{DD} + 0.5$	V
$I_{in}, I_{out}$	Input or Output Current (DC or Transient), per Pin	$\pm 10$	mA
$P_D$	Power Dissipation, per Package†	500	mW
$T_{stg}$	Storage Temperature	- 65 to + 150	$^\circ\text{C}$
$T_L$	Lead Temperature (8-Second Soldering)	260	$^\circ\text{C}$

\* Maximum Ratings are those values beyond which damage to the device may occur.

† Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/ $^\circ\text{C}$  From  $65^\circ\text{C}$  To  $125^\circ\text{C}$

Ceramic "L" Packages: - 12 mW/ $^\circ\text{C}$  From  $100^\circ\text{C}$  To  $125^\circ\text{C}$


This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

- MC14001B**  
Quad 2-Input NOR Gate
- MC14002B**  
Dual 4-Input NOR Gate
- MC14011B**  
Quad 2-Input NAND Gate
- MC14012B**  
Dual 4-Input NAND Gate
- MC14023B**  
Triple 3-Input NAND Gate
- MC14025B**  
Triple 3-Input NOR Gate
- MC14068B**  
8-Input NAND Gate
- MC14071B**  
Quad 2-Input OR Gate
- MC14072B**  
Dual 4-Input OR Gate
- MC14073B**  
Triple 3-Input AND Gate
- MC14075B**  
Triple 3-Input OR Gate
- MC14078B**  
8-Input NOR Gate
- MC14081B**  
Quad 2-Input AND Gate
- MC14082B**  
Dual 4-Input AND Gate


# LOGIC DIAGRAMS

## NOR


**MC14001B**  
Quad 2-Input NOR Gate




**MC14025B**  
Triple 3-Input NOR Gate



**MC14002B**  
Dual 4-Input NOR Gate




**MC14078B**  
8-Input NOR Gate




## NAND


**MC14011B**  
Quad 2-Input NAND Gate




**MC14023B**  
Triple 3-Input NAND Gate



**MC14012B**  
Dual 4-Input NAND Gate




**MC14068B**  
8-Input NAND Gate




## OR


**MC14071B**  
Quad 2-Input OR Gate



**MC14075B**  
Triple 3-Input OR Gate




**MC14072B**  
Dual 4-Input OR Gate




## AND


**MC14081B**  
Quad 2-Input AND Gate



**MC14073B**  
Triple 3-Input AND Gate




**MC14082B**  
Dual 4-Input AND Gate




V<sub>DD</sub> = PIN 14  
V<sub>SS</sub> = PIN 7  
FOR ALL DEVICES

## PIN ASSIGNMENTS


**MC14001B**  
Quad 2-Input NOR Gate




**MC14002B**  
Dual 4-Input NOR Gate




**MC14011B**  
Quad 2-Input NAND Gate




**MC14012B**  
Dual 4-Input NAND Gate




**MC14023B**  
Triple 3-Input NAND Gate




**MC14025B**  
Triple 3-Input NOR Gate




**MC14068B**  
8-Input NAND Gate




**MC14071B**  
Quad 2-Input OR Gate




**MC14072B**  
Dual 4-Input OR Gate




**MC14073B**  
Triple 3-Input AND Gate




**MC14075B**  
Triple 3-Input OR Gate




**MC14078B**  
8-Input NOR Gate



**MC14081B**  
Quad 2-Input AND Gate



**MC14082B**  
Dual 4-Input AND Gate



NC = NO CONNECTION

**ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	- 55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0  V <sub>in</sub> = 0 or V <sub>DD</sub>	“0” Level V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	“1” Level V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage V <sub>O</sub> = 4.5 or 0.5 Vdc V <sub>O</sub> = 9.0 or 1.0 Vdc V <sub>O</sub> = 13.5 or 1.5 Vdc  V <sub>O</sub> = 0.5 or 4.5 Vdc V <sub>O</sub> = 1.0 or 9.0 Vdc V <sub>O</sub> = 1.5 or 13.5 Vdc	“0” Level V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	“1” Level V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11	—	11	8.25	—	11	—	
Output Drive Current V <sub>OH</sub> = 2.5 Vdc V <sub>OH</sub> = 4.6 Vdc V <sub>OH</sub> = 9.5 Vdc V <sub>OH</sub> = 13.5 Vdc  V <sub>OL</sub> = 0.4 Vdc V <sub>OL</sub> = 0.5 Vdc V <sub>OL</sub> = 1.5 Vdc	Source I <sub>OH</sub>	5.0	- 3.0	—	- 2.4	- 4.2	—	- 1.7	—	mAdc
		5.0	- 0.64	—	- 0.51	- 0.88	—	- 0.36	—	
		10	- 1.6	—	- 1.3	- 2.25	—	- 0.9	—	
		15	- 4.2	—	- 3.4	- 8.8	—	- 2.4	—	
	Sink I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
		10	1.6	—	1.3	2.25	—	0.9	—	
15		4.2	—	3.4	8.8	—	2.4	—		
Input Current	I <sub>in</sub>	15	—	± 0.1	—	± 0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	0.25	—	0.0005	0.25	—	7.5	μAdc
		10	—	0.5	—	0.0010	0.5	—	15	
		15	—	1.0	—	0.0015	1.0	—	30	
Total Supply Current**† (Dynamic plus Quiescent, Per Gate, C <sub>L</sub> = 50 pF)	I <sub>T</sub>	5.0	I <sub>T</sub> = (0.3 μA/kHz) f + I <sub>DD</sub> /N							μAdc
		10	I <sub>T</sub> = (0.6 μA/kHz) f + I <sub>DD</sub> /N							
		15	I <sub>T</sub> = (0.9 μA/kHz) f + I <sub>DD</sub> /N							

#Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance.

\*\*The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates per package.


## B-SERIES GATE SWITCHING TIMES

**SWITCHING CHARACTERISTICS\*** ( $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$ )


Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ #	Max	Unit
Output Rise Time, All B-Series Gates $t_{TLH} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{TLH} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	$t_{TLH}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
Output Fall Time, All B-Series Gates $t_{THL} = (1.35 \text{ ns/pF}) C_L + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) C_L + 20 \text{ ns}$	$t_{THL}$	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time MC14001B, MC14011B only $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 80 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.36 \text{ ns/pF}) C_L + 32 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.26 \text{ ns/pF}) C_L + 27 \text{ ns}$ All Other 2, 3, and 4 Input Gates $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 115 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.36 \text{ ns/pF}) C_L + 47 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.26 \text{ ns/pF}) C_L + 37 \text{ ns}$ 8-Input Gates (MC14068B, MC14078B) $t_{PLH}, t_{PHL} = (0.90 \text{ ns/pF}) C_L + 155 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.36 \text{ ns/pF}) C_L + 62 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.26 \text{ ns/pF}) C_L + 47 \text{ ns}$	$t_{PLH}, t_{PHL}$	5.0 10 15  5.0 10 15  5.0 10 15	— — —  — — —  — — —	125 50 40  160 65 50  200 80 60	250 100 80  300 130 100  350 150 110	ns

\* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.




\* All unused inputs of AND, NAND gates must be connected to V<sub>DD</sub>.  
 All unused inputs of OR, NOR gates must be connected to V<sub>SS</sub>.



**Figure 1. Switching Time Test Circuit and Waveforms**


## CIRCUIT SCHEMATIC NOR, OR GATES

**MC14001B, MC14071B**  
One of Four Gates Shown




\* Inverter omitted in MC14001B

**MC14025B, MC14075B**  
One of Three Gates Shown




\* Inverter omitted in MC14025B

**MC14002B, MC14072B**  
One of Two Gates Shown




\* Inverter omitted in MC14002B

**MC14078B**  
Eight Input Gate




# CIRCUIT SCHEMATIC NAND, AND GATES


**MC14023B, MC14073B**  
One of Three Gates Shown




**MC14011B, MC14081B**  
One of Four Gates Shown



**MC14012B, MC14082B**  
One of Two Gates Shown



**MC14068B**  
Eight Input Gate



## TYPICAL B-SERIES GATE CHARACTERISTICS

### N-CHANNEL DRAIN CURRENT (SINK)




Figure 2.  $V_{GS} = 5.0 \text{ Vdc}$

### P-CHANNEL DRAIN CURRENT (SOURCE)




Figure 3.  $V_{GS} = -5.0 \text{ Vdc}$




Figure 4.  $V_{GS} = 10 \text{ Vdc}$




Figure 5.  $V_{GS} = -10 \text{ Vdc}$




Figure 6.  $V_{GS} = 15 \text{ Vdc}$




Figure 7.  $V_{GS} = -15 \text{ Vdc}$

These typical curves are not guarantees, but are design aids.  
Caution: The maximum rating for output current is 10 mA per pin.



## TYPICAL B-SERIES GATE CHARACTERISTICS (cont'd)

### VOLTAGE TRANSFER CHARACTERISTICS




Figure 8.  $V_{DD} = 5.0$  Vdc




Figure 9.  $V_{DD} = 10$  Vdc





Figure 10.  $V_{DD} = 15$  Vdc

### DC NOISE MARGIN

The DC noise margin is defined as the input voltage range from an ideal "1" or "0" input level which does not produce output state change(s). The typical and guaranteed limit values of the input values  $V_{IL}$  and  $V_{IH}$  for the output(s) to be at a fixed voltage  $V_O$  are given in the Electrical Characteristics table.  $V_{IL}$  and  $V_{IH}$  are presented graphically in Figure 11.

Guaranteed minimum noise margins for both the "1" and "0" levels =

- 1.0 V with a 5.0 V supply
- 2.0 V with a 10.0 V supply
- 2.5 V with a 15.0 V supply




(a) Inverting Function

(b) Non-Inverting Function

Figure 11. DC Noise Immunity

## OUTLINE DIMENSIONS

### L SUFFIX CERAMIC DIP PACKAGE CASE 632-08 ISSUE Y




**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.750	0.785	19.05	19.94
B	0.245	0.280	6.23	7.11
C	0.155	0.200	3.94	5.08
D	0.015	0.020	0.39	0.50
F	0.055	0.065	1.40	1.65
G	0.100 BSC		2.54 BSC	
J	0.008	0.015	0.21	0.38
K	0.125	0.170	3.18	4.31
L	0.300 BSC		7.62 BSC	
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01

### P SUFFIX PLASTIC DIP PACKAGE CASE 646-06 ISSUE L




**NOTES:**

1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
4. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.715	0.770	18.16	19.56
B	0.240	0.260	6.10	6.60
C	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100 BSC		2.54 BSC	
H	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300 BSC		7.62 BSC	
M	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01

## OUTLINE DIMENSIONS

### D SUFFIX PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

**JAPAN:** Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,  
3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

**MFAX:** RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609  
**INTERNET:** http://Design-NET.com

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,  
51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC14001B/D

