

Technical documentation





TEXAS INSTRUMENTS

TSV911A-Q1, TSV912A-Q1, TSV914A-Q1 SBOSA18C – MAY 2020 – REVISED JUNE 2023

TSV91xA-Q1 Automotive Rail-to-Rail Input or Output, 8-MHz Operational Amplifiers

1 Features

- Rail-to-rail input and output
- Low noise: 18 nV/ \sqrt{Hz} at 1 kHz
- Low power consumption: 550 µA (typical)
- High-gain bandwidth: 8 MHz
- Operating supply voltage from 2.5 V to 5.5 V
- Low input bias current: 1 pA (typical)
- Low input offset voltage: 1.5 mV (maximum)
- Low offset voltage drift: ±0.5 µV/°C (typical)
- ESD internal protection: ±4-kV human-body model (HBM)
- Extended temperature range: –40°C to 125°C

2 Applications

- Optimized for AEC-Q100 grade 1 applications
- Infotainment and cluster
- Passive safety
- Body electronics and lighting
- HEV/EV inverter and motor control
- On-board (OBC) and wireless charger
- Powertrain current sensor
- Advanced driver assistance systems (ADAS)
- Single-supply, low-side, unidirectional currentsensing circuit

3 Description

The TSV91xA-Q1 family, which includes single-, dual-, and quad-channel operational amplifiers (op amps), is specifically designed for general-purpose automotive applications. Featuring rail-to-rail input and output (RRIO) swings, wide bandwidth (8 MHz), and low offset voltage (0.3 mV, typical), this family is designed for a variety of applications that require a good balance between speed and power consumption. The op amps are unity-gain stable and feature an ultra-low input bias current, which enables the family to be used in applications with high-source impedance. The low input bias current allows the devices to be used for sensor interfaces, and active filtering.


The robust design of the TSV91xA-Q1 provides easeof-use to the circuit designer. Features include a unity-gain stable, integrated RFI-EMI rejection filter, no phase reversal in overdrive condition, and high electrostatic discharge (ESD) protection (4-kV HBM).

CHANNEL COUNT ⁽²⁾	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽³⁾							
Single	DBV (SOT-23, 5)	2.90 mm × 2.80 mm							
Single	DCK (SC70, 5)	2.0 mm × 2.20 mm							
	D (SOIC, 8)	4.90 mm × 6.00 mm							
Dual	DGK (VSSOP, 8)	3.00 mm × 4.90 mm							
	PW (TSSOP, 8)	3.00 mm × 6.40 mm							
Qued	D (SOIC, 14)	8.65 mm × 6.00 mm							
Quad	PW (TSSOP, 14)	5.00 mm × 6.40 mm							
	COUNT ⁽²⁾ Single	COUNT ⁽²⁾ PACKAGE ⁽¹⁾ Single DBV (SOT-23, 5) DCK (SC70, 5) DCK (SC70, 5) Dual D (SOIC, 8) PW (TSSOP, 8) PW (TSSOP, 8) Quad D (SOIC, 14)							


Device Information

(1) For all available packages, see the orderable addendum at the end of the data sheet.

- (2) See the *Device Comparison* table
- (3) The package size (length × width) is a nominal value and includes pins, where applicable.



Small-Signal Overshoot vs Load Capacitance



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1	
2 Applications1	
3 Description 1	
4 Revision History	9 /
5 Device Comparison Table	
6 Pin Configuration and Functions4	
7 Specifications	
7.1 Absolute Maximum Ratings7	
7.2 ESD Ratings7	10
7.3 Recommended Operating Conditions7	
7.4 Thermal Information: TSV911A-Q18	
7.5 Thermal Information: TSV912A-Q18	
7.6 Thermal Information: TSV914A-Q18	
7.7 Electrical Characteristics9	
7.8 Typical Characteristics11	11
8 Detailed Description	
8.1 Overview	

8.2 Functional Block Diagram	17
8.3 Feature Description.	
8.4 Device Functional Modes	
Application and Implementation	19
9.1 Application Information	
9.2 Typical Application	
9.3 Power Supply Recommendations	
9.4 Layout	
0 Device and Documentation Support	
10.1 Receiving Notification of Documentation Updates	
10.2 Support Resources	
10.3 Trademarks	23
10.4 Electrostatic Discharge Caution	23
10.5 Glossary	
1 Mechanical, Packaging, and Orderable	
Information	23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (February 2021) to Revision C (June 2023)	Page
•	Added the SC70 package and 8-pin TSSOP package in Device Information table	1
•	Removed the preview tag for the SOT-23 package in Device Information table	1
•	Updated the format of the Device Information to include package leads and channel count	1
•	Updated the Device Comparison table to include newer packages	3
•	Added pinout drawings for TSV911A-Q1 in the Pin Configurations and Functions section	4
	Added the Thermal Information: TSV911A-Q1 section	
	Changed input offset voltage at room temperature from ±1.5 mV to ±1.85 mV in Electrical Character	
	Deleted the Packages With an Exposed Thermal Pad section	
-	thanges from Revision A (December 2020) to Revision B (February 2021)	Page

S	langes from Revisi	ION A (L	ecembe	er 2020)	to Revis	ыоп в	(гергі	uary 2021)		P	age
•	Deleted preview tag	g from ∖	/SSOP p	ackage	in <i>Device</i>	e Inform	nation	table		 	 	1
		· · · ·								 	 	_

Updated thermal information for DGK (VSSOP) package in *Thermal Information:* TSV912A-Q1 table......8

С	hanges from Revision * (June 2020) to Revision A (December 2020)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Deleted preview tag from TSSOP package in Device Information table	1
•	Deleted Package, preview note from TSV914-Q1 pinout drawing and Pin Functions table	4
•	Added note 4 to differential input voltage in Absolute Maximum Ratings table	7
•	Added thermal information for TSSOP (14) to Thermal Information: TSV914A-Q1 table	<mark>8</mark>




5 Device Comparison Table

DEVICE	NO. OF CHANNELS	PACKAGE LEADS						
DEVICE		DCK	DBV	D	DGK	PW		
TSV911A-Q1	1	5	5		—	—		
TSV912A-Q1	2			8	8	8		
TSV914A-Q1	4			14	_	14		



6 Pin Configuration and Functions








Figure 6-2. TSV911A-Q1 DCK Package, 5-Pin SC70 (Top View)

	PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	SOT-23	SC70		DESCRIPTION	
IN–	4	3	I	Inverting input	
IN+	3	1	I	Noninverting input	
OUT	1	4	0	Dutput	
V–	2	2	I or —	Negative (low) supply or ground (for single-supply operation)	
V+	5	5	I	Positive (high) supply	

Table 6-1. Pin Functions: TSV911A-Q1

(1) I = input, O = output






Figure 6-3. TSV912A-Q1 D, PW and DGK Packages, 8-Pin SOIC, TSSOP and VSSOP (Top View)

Table 6-2. Pin Functions: TSV912A-Q1

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.		DESCRIPTION		
–IN A	2	I	Inverting input, channel A		
+IN A	3	I	Noninverting input, channel A		
–IN B	6	I	Inverting input, channel B		
+IN B	5	I	oninverting input, channel B		
OUT A	1	0	utput, channel A		
OUT B	7	0	Output, channel B		
V-	4	_	Negative (lowest) supply or ground (for single-supply operation)		
V+	8	_	Positive (highest) supply		

(1) I = input, O = output






Figure 6-4. TSV914A-Q1 D and PW Packages, 14-Pin SOIC and TSSOP (Top View)

PIN NAME NO.		TYPE ⁽¹⁾	DESCRIPTION		
			DESCRIPTION		
–IN A	2	I	Inverting input, channel A		
+IN A	3	I	Noninverting input, channel A		
–IN B	6	I	Inverting input, channel B		
+IN B	5	I	Noninverting input, channel B		
–IN C	9	I	Inverting input, channel C		
+IN C	10	I	oninverting input, channel C		
–IN D	13	I	erting input, channel D		
+IN D	12	I	oninverting input, channel D		
OUT A	1	0	utput, channel A		
OUT B	7	0	Output, channel B		
OUT C	8	0	Output, channel C		
OUT D	14	0	Output, channel D		
V–	11	-	egative (lowest) supply or ground (for single-supply operation)		
V+	4	—	Positive (highest) supply		

(1) I = input, O = output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT	
Supply voltage				6	V	
Signal input pins	Voltage ⁽²⁾	Common-mode	(V–) – 0.5	(V+) + 0.5	V	
	voltage	Differential ⁽⁴⁾	ential ⁽⁴⁾		v	
	Current ⁽²⁾		-10	10	mA	
Output short-circuit ⁽³⁾		Conti	Continuous			
Specified, T _A		-40	125	°C		
Junction, T _J				150	°C	
Storage, T _{stg}			-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5 V beyond the supply rails to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

(4) Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.

7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V	
V _(ESD)	Liechostalic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with ANSI/ESDA/JEDEC JS-001 Specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage	2.5	5.5	V
	Specified temperature	-40	125	°C

7.4 Thermal Information: TSV911A-Q1

		TSV91		
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	UNIT
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	232.5	246.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	131.0	157.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	99.6	95.4	°C/W
ΨJT	Junction-to-top characterization parameter	66.5	68.8	°C/W
Ψјв	Junction-to-board characterization parameter	99.1	95.0	°C/W

7.5 Thermal Information: TSV912A-Q1

	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	8 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	157.6	205.1	198.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	104.6	93.7	87.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	99.7	135.7	120.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	55.6	25.0	23.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	99.2	134.0	118.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.6 Thermal Information: TSV914A-Q1

		TSV9	14A-Q1	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	111.1	133.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	67.6	62.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	67	76.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	27.4	13.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	66.6	76.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.7 Electrical Characteristics

 V_S (Total Supply Voltage) = (V+) – (V–) = 2.5 V to 5.5 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE					
		V _S = 5 V		±0.3	±1.85	
V _{OS}	Input offset voltage	$V_S = 5 V$ $T_A = -40^{\circ}C$ to 125°C			±3	mV
dV _{OS} /dT	Drift	$V_S = 5 V$ $T_A = -40^{\circ}C$ to 125°C		±0.5		µV/°C
PSRR	Power-supply rejection ratio	$V_{\rm S}$ = 2.5 V – 5.5 V, $V_{\rm CM}$ = (V–)		±7		μV/V
	Channel separation, DC	At DC		100		dB
INPUT V	OLTAGE RANGE	1	I		I	
V _{CM}	Common-mode voltage range	V _S = 2.5 V to 5.5 V	(V–) – 0.1		(V+) + 0.1	V
-		$ \begin{array}{l} V_{S} = 5.5 \ V \\ (V-) - 0.1 \ V < V_{CM} < (V+) - 1.4 \ V \\ T_{A} = -40^{\circ} C \ to \ 125^{\circ} C \end{array} $	80	103		
CMRR	Common-mode rejection ratio	$V_{S} = 5.5 \text{ V}, V_{CM} = -0.1 \text{ V} \text{ to } 5.6 \text{ V}$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	57	75		dB
			$V_{S} = 2.5 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 1.4 \text{ V}$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		88	
		$V_{S} = 2.5 \text{ V}, V_{CM} = -0.1 \text{ V} \text{ to } 1.9 \text{ V}$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		70		
INPUT B	IAS CURRENT		•			
I _B	Input bias current			±5		pА
l _{os}	Input offset current			±5		pА
NOISE		1	I			
En	Input voltage noise (peak-to-peak)	V _S = 5 V, f = 0.1 Hz to 10 Hz		4.77		μV _{PP}
		V _S = 5 V, f = 10 kHz		12		
e _n	Input voltage noise density	V _S = 5 V, f = 1 kHz		18		nV/√ H
i _n	Input current noise density	f = 1 kHz		23		fA/√ H
INPUT C	APACITANCE					
CID	Differential			2		pF
CIC	Common-mode			4		pF
OPEN-LO	OOP GAIN					
		$V_{\rm S}$ = 2.5 V, (V–) + 0.04 V < V _O < (V+) – 0.04 V R _L = 10 kΩ		100		
٨	Onen leen veltage gein	$\label{eq:V_S} \begin{array}{ l l l l l l l l l l l l l l l l l l l$	104	130		dB
A _{OL}	Open-loop voltage gain	V_{S} = 2.5 V, (V–) + 0.06 V < V _O < (V+) – 0.06 V R _L = 2 kΩ		100		uВ
		$ \begin{array}{l} V_{S} = 5.5 \; V, (V-) + 0.15 \; V < V_{O} < (V+) - 0.15 \; V \\ R_{L} = 2 \; k\Omega \end{array} $		130		
FREQUE	INCY RESPONSE	1				
GBP	Gain bandwidth product	V _S = 5 V, G = 1		8		MHz
φ _m	Phase margin	V _S = 5 V, G = 1		55		٥
SR	Slew rate	$\label{eq:VS} \begin{array}{l} V_S=5V,G=1\\ R_L=2k\Omega\\ C_L=100pF \end{array}$		4.5		V/µs
t-	Settling time	To 0.1%, V _S = 5 V, 2-V step , G = 1 C_L = 100 pF		0.5		
t _S		To 0.01%, V _S = 5 V, 2-V step , G = 1 C_L = 100 pF		1		μs
t _{OR}	Overload recovery time	$V_{S} = 5 V, V_{IN} \times gain > V_{S}$		0.2		μs
THD + N	Total harmonic distortion + noise ⁽¹⁾	V _S = 5 V, V _O = 1 V _{RMS} , G = 1, f = 1 kHz		0.0008%		



7.7 Electrical Characteristics (continued)

 V_S (Total Supply Voltage) = (V+) – (V–) = 2.5 V to 5.5 V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)


001	0 (
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPL	т					
V	Voltage output swing from supply	$V_{\rm S}$ = 5.5 V, R _L = 10 kΩ			20	mV
V _o rails		V_{S} = 5.5 V, R_{L} = 2 k Ω			60	IIIV
I _{SC}	Short-circuit current	V _S = 5 V		±50		mA
Zo	Open-loop output impedance	V _S = 5 V, f = 10 MHz		100		Ω
POWE	R SUPPLY					
	Quiescent current per emplifier	V _S = 5.5 V, I _O = 0 mA		550	750	
lQ	Quiescent current per amplifier	$V_{\rm S}$ = 5.5 V, $I_{\rm O}$ = 0 mA $T_{\rm A}$ = -40°C to 125°C			1100	μA

(1) Third-order filter; bandwidth = 80 kHz at -3 dB.



7.8 Typical Characteristics

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)




TSV911A-Q1, TSV912A-Q1, TSV914A-Q1 SBOSA18C – MAY 2020 – REVISED JUNE 2023



7.8 Typical Characteristics (continued)


at $T_A = 25^{\circ}C$, $V_S = 5.5 \text{ V}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)





7.8 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)




TSV911A-Q1, TSV912A-Q1, TSV914A-Q1 SBOSA18C – MAY 2020 – REVISED JUNE 2023



7.8 Typical Characteristics (continued)


at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)





7.8 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)




TSV911A-Q1, TSV912A-Q1, TSV914A-Q1 SBOSA18C – MAY 2020 – REVISED JUNE 2023



7.8 Typical Characteristics (continued)

at T_A = 25°C, V_S = 5.5 V, R_L = 10 kΩ connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)






8 Detailed Description

8.1 Overview

The TSV91xA-Q1 series is a family of low-power, rail-to-rail input and output op amps. These devices operate from 2.5 V to 5.5 V, are unity-gain stable, and are designed for a wide range of general-purpose automotive applications. The input common-mode voltage range includes both rails and allows the TSV91xA-Q1 series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications and are designed for driving sampling analog-to-digital converters (ADCs).

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Rail-to-Rail Input

The input common-mode voltage range of the TSV91xA-Q1 family extends 100 mV beyond the supply rails for the full supply voltage range of 2.5 V to 5.5 V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.4 V to 100 mV above the positive supply, whereas the P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) - 1.4 V. There is a small transition region, typically (V+) - 1.2 V to (V+) - 1 V, in which both pairs are on. This 200-mV transition region can vary up to 200 mV with process variation. Thus, the transition region (with both stages on) can range from (V+) - 1.4 V to (V+) - 1.2 V on the low end, and up to (V+) - 1 V to (V+) - 0.8 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

8.3.2 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the TSV91xA-Q1 series delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

8.3.3 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TSV91xA-Q1 series is approximately 200 ns.

8.4 Device Functional Modes

The TSV91xA-Q1 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 2.5 V (\pm 1.25 V) and 5.5 V (\pm 2.75 V).



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TSV91xA-Q1 series features 8-MHz bandwidth and 4.5-V/µs slew rate with only 550 µA of supply current per channel, providing good AC performance at low power consumption. DC applications are well served with a low input noise voltage of 18 nV / $\sqrt{\text{Hz}}$ at 1 kHz, low input bias current, and a typical input offset voltage of 0.3 mV.

9.2 Typical Application

Figure 9-1 shows the TSV91xA-Q1 configured in a low-side, motor-control application.




Figure 9-1. TSV91xA-Q1 in a Low-Side, Motor-Control Application

9.2.1 Design Requirements

The design requirements for this design are as follows:

- Load current: 0 A to 1 A
- Output voltage: 4.95 V
- Maximum shunt voltage: 100 mV



9.2.2 Detailed Design Procedure

The transfer function of the circuit in Figure 9-1 is shown in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain \tag{1}$$

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT} MAX}{I_{LOAD} MAX} = \frac{100 \, mV}{1 \, A} = 100 \, m\Omega \tag{2}$$

Using Equation 2, R_{SHUNT} is 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TSV91xA-Q1 to produce an output voltage of approximately 0 V to 4.95 V. The gain required by the TSV91xA-Q1 to produce the necessary output voltage is calculated using Equation 3:

$$Gain = \frac{\left(V_{OUT_MAX} - V_{OUT_MIN}\right)}{\left(V_{IN_MAX} - V_{IN_MIN}\right)}$$
(3)

Using Equation 3, the required gain is calculated to be 49.5 V/V, which is set with resistors R_F and R_G . Equation 4 is used to size the resistors, R_F and R_G , to set the gain of the TSV91xA-Q1 to 49.5 V/V.

$$Gain = 1 + \left(\frac{R_F}{R_G}\right) \tag{4}$$

Selecting R_F as 165 k Ω and R_G as 3.4 k Ω provides a combination that equals roughly 49.5 V/V. Figure 9-2 shows the measured transfer function of the circuit shown in Figure 9-1.

9.2.3 Application Curve




Figure 9-2. Low-Side, Current-Sense, Transfer Function

9.3 Power Supply Recommendations

The TSV91xA-Q1 series is specified for operation from 2.5 V to 5.5 V (\pm 1.25 V to \pm 2.75 V); many specifications apply from –40°C to 125°C. *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6 V can permanently damage the device; see the *Absolute Maximum Ratings* table.



Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Example*.

9.3.1 Input and ESD Protection

The TSV91xA-Q1 series incorporates internal ESD protection circuits on all pins. For input and output pins, this protection consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10-mA, as stated in the *Absolute Maximum Ratings* table. Figure 9-3 shows how a series input resistor is added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 9-3. Input Current Protection

9.4 Layout

9.4.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed
 to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in Figure 9-5, keeping RF and RG close to the inverting input minimizes parasitic capacitance on the inverting input.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



9.4.2 Layout Example






Figure 9-4. Schematic Representation of Layout Example







10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		g		,	(2)	(6)	(3)		(4/3)	
TSV911AQDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1N4	Samples
TSV911AQDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1N6	Samples
TSV912AQDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	29IT	Samples
TSV912AQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TS912Q	Samples
TSV912AQPWRQ1	ACTIVE	TSSOP	PW	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TSV912	Samples
TSV914AQDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TSV914AQD	Samples
TSV914AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T914AQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSV911AQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TSV911AQDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TSV912AQDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TSV912AQDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TSV912AQPWRQ1	TSSOP	PW	8	3000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TSV914AQDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TSV914AQPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Dec-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSV911AQDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TSV911AQDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0
TSV912AQDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
TSV912AQDRQ1	SOIC	D	8	2500	356.0	356.0	35.0
TSV912AQPWRQ1	TSSOP	PW	8	3000	356.0	356.0	35.0
TSV914AQDRQ1	SOIC	D	14	2500	356.0	356.0	35.0
TSV914AQPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated