


# LOG200 Precision, High-Speed Logarithmic Amplifier With Integrated Photodiode Bias

## 1 Features

- Ultra-fast transient response to low current levels:
  - Settling time for 10-nA to 100-nA step: 220-ns rising, 630-ns falling (typ)
  - Settling time for 100-nA to 1- $\mu$ A step: 80-ns rising, 240-ns falling (typ)
- Wide dynamic current range: 100 pA to 10 mA (160 dB)
- High signal bandwidth:
  - 6 MHz at 1  $\mu$ A to 10 mA
  - 120 kHz at 1 nA
- High-accuracy transfer function:
  - 0.2 % max log conformity error
- Integrated reference current (1  $\mu$ A) and reference voltages (2.5 V and 1.65 V) for accurate ratio calculation
- Low reference drift: 20 ppm/ $^{\circ}$ C (typ)
- Additional auxiliary high-speed op amp for differential ADC drive, single-ended gain or filter blocks, and other peripheral functions
- Single supply (4.5 V to 12.6 V) or dual supply ( $\pm$ 2.25 V to  $\pm$ 6.3 V) operation
- Low quiescent current: 9.5 mA
- Specified temperature range:  $-40^{\circ}$ C to  $+125^{\circ}$ C
- Small package: 3 mm  $\times$  3 mm VQFN

## 2 Applications

- [Optical modules](#)
- [Inter-DC interconnect](#)
- [Optical network terminal unit](#)
- [Chemistry/gas analyzer](#)
- Erbium-doped fiber optic amplifier (EDFA)



**LOG200 Device Schematic**

## 3 Description

The LOG200 is a wide-dynamic-range current-to-voltage amplifier specifically designed to optimize current measurements across 160 dB of dynamic range with unparalleled accuracy and speed for optical communications, medical diagnostics, and industrial process control measurements. The LOG200 features two logarithmic amplifiers followed by a high-accuracy differential amplifier that convert current signals into a voltage representing the log-compressed ratio of the two currents. The current inputs are designed to feature a high-speed response from one input, and a highly accurate reference signal on the other input, allowing for a unique combination of fast transient response and high logarithmic conformity.

The LOG200 ratio is internally set to 250 mV/decade of current-to-voltage conversion. The device integrates an uncommitted high-speed amplifier to allow the output to be configured for differential or filtered responses, with a fast settling time to drive successive approximation analog-to-digital converters (SAR ADCs). The LOG200 also features a separate reference current and reference voltage designed to configure the device for optimized input current and common-mode voltages.

The LOG200 can be powered in a single-supply (4.5 V to 12.6 V) or dual-supply ( $\pm$ 2.25 V to  $\pm$ 6.3 V) configuration and is specified from  $-40^{\circ}$ C to  $+125^{\circ}$ C.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LOG200	RGT (VQFN, 16)	3 mm $\times$ 3 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



## Table of Contents


<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	10
<b>2 Applications</b> .....	1	<b>8 Application and Implementation</b> .....	11
<b>3 Description</b> .....	1	8.1 Application Information.....	11
<b>4 Revision History</b> .....	2	8.2 Typical Application.....	14
<b>5 Pin Configuration and Functions</b> .....	3	8.3 Power Supply Recommendations.....	17
<b>6 Specifications</b> .....	4	8.4 Layout.....	17
6.1 Absolute Maximum Ratings.....	4	<b>9 Device and Documentation Support</b> .....	19
6.2 ESD Ratings.....	4	9.1 Device Support.....	19
6.3 Recommended Operating Conditions.....	4	9.2 Documentation Support.....	19
6.4 Thermal Information.....	4	9.3 Receiving Notification of Documentation Updates....	19
6.5 Electrical Characteristics.....	5	9.4 Support Resources.....	19
6.6 Typical Characteristics.....	8	9.5 Trademarks.....	19
<b>7 Detailed Description</b> .....	9	9.6 Electrostatic Discharge Caution.....	19
7.1 Overview.....	9	9.7 Glossary.....	19
7.2 Functional Block Diagram.....	9	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	19
7.3 Feature Description.....	9		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
August 2023	*	Initial Release

## 5 Pin Configuration and Functions



**Figure 5-1. RGT Package, 16-Pin VQFN (Top View)**

### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
+IN	14	Input	Auxiliary op-amp voltage non-inverting input
-IN	13	Input	Auxiliary op-amp voltage inverting input
I1	1	Input	Current input for logarithm numerator
I2	3	Input	Current input for logarithm denominator
IBIAS	15	Output	Photodiode adaptive biasing current output
IREF	4	Output	Reference current output
REFA	10	Input	Logarithmic difference amplifier reference input
OUTA	11	Output	Logarithmic difference amplifier output
OUTB	12	Output	Auxiliary op-amp voltage output
REF165	9	Output	1.65-V voltage reference output
REF25	5	Output	2.5-V voltage reference output
REFGND	6	Power	Voltage reference negative potential
VCM	2	Input	Input common-mode voltage
VCM2	16	Input	Input common-mode voltage. Connect to VCM.
VS+	8	Power	Positive supply voltage
VS-	7	Power	Negative supply voltage
Thermal Pad	PAD	—	Thermal Pad. Connect to VCM to minimize leakage on I1 pin.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage, V <sub>S</sub> = (V <sub>S+</sub> ) – (V <sub>S-</sub> )	-0.3	13	V
	I1 or I2 to VCM	-5.5	5.5	V
	I1, I2, and VCM	Voltage	(V <sub>S-</sub> ) – 0.3 (V <sub>S+</sub> ) + 0.3	V
		Current	20	mA
	Auxiliary amplifier input voltage	Single-ended	(V <sub>S-</sub> ) – 0.3 (V <sub>S+</sub> ) + 0.3	V
		Differential (V <sub>+IN</sub> ) – (V <sub>-IN</sub> )	-0.3	0.3
	Auxiliary amplifier input current	-10	10	mA
	Output short-circuit <sup>(2)</sup>		Continuous	mA
	Operating temperature	-40	125	°C
T <sub>J</sub>	Junction temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature, T <sub>stg</sub>	-60	160	°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- Short-circuit to ground, one amplifier per package.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	TBD

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>S</sub>	Supply voltage	4.5		12.6	V
T <sub>A</sub>	Specified temperature	-40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LOG200	UNIT
		RGT (VQFN)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	66.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	61.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	39.8	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	3.8	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	39.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	31.2	°C/W

- For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V}$  ( $\pm 2.5\text{ V}$ ) to  $10\text{ V}$  ( $\pm 5\text{ V}$ ),  $R_L = 2\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_{REFA} = V_{REFGND} = V_S / 2$ ,  $I_{I1} = 1\text{ }\mu\text{A}$ , and  $I_{I2} = 1\text{ }\mu\text{A}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>LOG CONFORMITY ERROR</b>							
Logarithmic conformity error <sup>(1)</sup>	$I_{I1} = 10\text{ nA to } 100\text{ }\mu\text{A}$		$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	TBD	0.017		dB
				TBD	$\pm 0.2$		%
			$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	TBD	0.026		dB
				TBD	$\pm 0.3$		%
		$I_{I1} = 10\text{ nA to } 1\text{ mA}$	$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	0.017	0.044		dB
				0.2	$\pm 0.5$		%
	$I_{I1} = 1\text{ nA to } 10\text{ mA}$	$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	TBD	0.087		dB	
			TBD	$\pm 1$		%	
		$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	0.028	0.065		dB	
			0.32	$\pm 0.75$		%	
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	TBD	0.131		dB	
			TBD	$\pm 1.5$		%	
$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	TBD	0.265		dB			
	TBD	$\pm 3$		%			
<b>TRANSFER FUNCTION (GAIN)</b>							
	Initial scaling factor <sup>(2)</sup>	$I_{I1} = 100\text{ pA to } 10\text{ mA}$		252			mV/decade
Scaling factor error	$I_{I1} = 1\text{ nA to } 100\text{ }\mu\text{A}$	$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	-0.7	0.7		%	
			-0.9	0.9			
	$I_{I1} = 100\text{ pA to } 10\text{ mA}$	$T_A = 0^\circ\text{C to } 85^\circ\text{C}$	-1	1			
			-1.5	1.5			
		$T_A = -40^\circ\text{C to } +125^\circ\text{C}$	-3.2	3.2			
<b>LOGARITHMIC AMPLIFIER INPUT</b>							
$V_{OS}$	Offset voltage	$V_{I1} - V_{CM}$	$I_{I1} = 1\text{ nA}$	2	mV		
			$I_{I1} = 1\text{ mA}$	50			
			$I_{I1} = 1\text{ mA}, T_A = -40^\circ\text{C to } +125^\circ\text{C}$	TBD			
		$V_{I2} - V_{CM}$	$I_{I2} = 1\text{ nA}$	2			
			$I_{I2} = 1\text{ mA}$	2			
			$I_{I1} = 1\text{ mA}, T_A = -40^\circ\text{C to } +125^\circ\text{C}$	TBD			
$dV_{OS}/dT$	Offset voltage drift	$V_{I1} - V_{CM}$		TBD	$\mu\text{V}/^\circ\text{C}$		
		$V_{I2} - V_{CM}$		TBD			
$V_{CM}$	Input common mode voltage		$(V_{S-}) + 2.3$	$(V_{S+}) - 2.0$	V		
CMRR	Common-mode rejection ratio <sup>(2)</sup>	$(V_{S-}) + 2.3 < V_{CM} < (V_{S+}) - 2.0, I_{I1} = I_{I2} = 1\text{ }\mu\text{A}$		60	dB		
	$I_{BIAS}$ ratio	$I_{I1} = 10\text{ }\mu\text{A}$		1.143	A/A		
		$I_{I1} = 10\text{ mA}$		1.175			
	$I_{BIAS}$ voltage	$I_{I1} = 10\text{ }\mu\text{A and } 10\text{ mA}$	$(V_{S-})$	$(V_{S+}) - 1.0$	V		
$I_n$	Input current noise	$f = 1\text{ kHz}$	$I_{I1} = I_{I2} = 1\text{ nA}$	TBD	$\text{pA}/\sqrt{\text{Hz}}$		
			$I_{I1} = I_{I2} = 1\text{ }\mu\text{A}$	TBD			

## 6.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V } (\pm 2.5\text{ V})$  to  $10\text{ V } (\pm 5\text{ V})$ ,  $R_L = 2\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_{REFA} = V_{REFGND} = V_S / 2$ ,  $I_{I1} = 1\text{ }\mu\text{A}$ , and  $I_{I2} = 1\text{ }\mu\text{A}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>LOGARITHMIC AMPLIFIER OUTPUT</b>							
$V_{OSO}$	Output offset voltage				1.3	$\pm 7.5$	mV
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			2.5	$\pm 10$	mV
PSRR	Power supply rejection ratio	$I_{I1} = I_{I2} = 1\text{ }\mu\text{A}$			0.1		mV/V
	Voltage output swing			$(V_{S-}) + 0.3$		$(V_{S+}) - 0.3$	V
	Short-circuit current				$\pm 20$		mA
	Capacitive load				100		pF
<b>AUXILIARY OPERATIONAL AMPLIFIER</b>							
	Offset voltage					$\pm 700$	$\mu\text{V}$
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 1$	mV
	Offset voltage drift					$\pm 3$	$\mu\text{V}/^\circ\text{C}$
	Input bias current					$\pm 3$	$\mu\text{A}$
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				TBD	
	Input offset current					$\pm 100$	nA
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 200$	
	Input common mode voltage			$(V_{S-}) + 1.0$		$(V_{S+}) - 1.0$	V
	Input voltage noise density	f = 0.1 Hz to 10 kHz			57		$\text{nV}_{\text{RMS}}$
		f = 1 kHz			4		$\text{nV}/\sqrt{\text{Hz}}$
	Input current noise	f = 1 kHz			1.2		$\text{pA}/\sqrt{\text{Hz}}$
$A_{OL}$	Open-loop voltage gain	$(V_{S-}) + 200\text{ mV} < V_O < (V_{S+}) - 200\text{ mV}$ , $R_L = 10\text{ k}\Omega$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		126		dB
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		120		
		$(V_{S-}) + 200\text{ mV} < V_O < (V_{S+}) - 200\text{ mV}$ , $R_L = 2\text{ k}\Omega$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		120		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		114		
GBW	Gain-bandwidth product				42		MHz
SR	Slew rate	2-V step, G = +1			22		V/ $\mu\text{s}$
$t_s$	Settling time	To 0.1%, 2-V step, G = +1			120		ns
		To 0.01%, 2-V step, G = +1			140		
$C_{IN}$	Input capacitance	Differential			1.9		pF
		Common-mode			0.7		
$Z_O$	Open-loop output impedance	f = 1 MHz			6.3		$\Omega$
<b>NOISE</b>							
	Voltage noise <sup>(3)</sup>	f = 1 kHz, $I_{I2} = I_{REF}$	$I_{I1} = 1\text{ nA}$		2000		$\text{nV}/\sqrt{\text{Hz}}$
			$I_{I1} = 10\text{ nA}$		600		
			$I_{I1} = 100\text{ nA}$		200		
			$I_{I1} = 1\text{ }\mu\text{A}$		120		
<b>FREQUENCY RESPONSE</b>							
BW	-3-dB bandwidth <sup>(4)</sup>	I1 input	$I_{I2} = I_{REF}$ , $I_{I1} = 100\text{ pA}$		TBD		kHz
			$I_{I2} = I_{REF}$ , $I_{I1} = 1\text{ nA}$		0.12		
			$I_{I2} = I_{REF}$ , $I_{I1} = 10\text{ nA}$		0.4	MHz	
			$I_{I2} = I_{REF}$ , $I_{I1} = 100\text{ nA}$		1.8		
			$I_{I2} = I_{REF}$ , $I_{I1} = 1\text{ }\mu\text{A}$ to 10 mA		6		
		I2 input	$I_{I1} = I_{REF}$ , $I_{I2} = 100\text{ pA}$		TBD	kHz	
			$I_{I1} = I_{REF}$ , $I_{I2} = 1\text{ nA}$		TBD		
			$I_{I1} = I_{REF}$ , $I_{I2} = 10\text{ nA}$		TBD		
			$I_{I1} = I_{REF}$ , $I_{I2} = 100\text{ nA}$		TBD		
			$I_{I1} = I_{REF}$ , $I_{I2} = 1\text{ }\mu\text{A}$ to 10 mA		TBD		

## 6.5 Electrical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V} (\pm 2.5\text{ V})$  to  $10\text{ V} (\pm 5\text{ V})$ ,  $R_L = 2\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_{REFA} = V_{REFGND} = V_S / 2$ ,  $I_{I1} = 1\text{ }\mu\text{A}$ , and  $I_{I2} = 1\text{ }\mu\text{A}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Step response, $I_1$ (4)		$I_{I2} = I_{REF}$ , $I_{I1} = 100\text{ pA}$ to $1\text{ nA}$	Rising		14		$\mu\text{s}$
			Falling		34		
		$I_{I2} = I_{REF}$ , $I_{I1} = 100\text{ pA}$ to $10\text{ nA}$	Rising		2		
			Falling		22		
		$I_{I2} = I_{REF}$ , $I_{I1} = 10\text{ nA}$ to $100\text{ nA}$	Rising		0.22		
			Falling		0.63		
		$I_{I2} = I_{REF}$ , $I_{I1} = 100\text{ nA}$ to $1\text{ }\mu\text{A}$	Rising		0.08		
			Falling		0.24		
		$I_{I2} = I_{REF}$ , $I_{I1} = 100\text{ }\mu\text{A}$ to $1\text{ mA}$	Rising		0.03		
			Falling		0.08		
<b>VOLTAGE REFERENCE</b>							
$V_{REF165}$	REF165 initial voltage			1.646	1.65	1.654	V
	REF165 initial accuracy			-0.2		0.2	%
$V_{REF25}$	REF25 initial voltage			2.495	2.5	2.505	V
	REF25 initial accuracy			-0.2		0.2	%
	REFGND compliance voltage			$(V_{S-})$		$(V_{S+}) - 4.5$	V
	Temperature coefficient	REF165 reference, REF25 reference			20		ppm/ $^\circ\text{C}$
	Output current	REF165 reference, REF25 reference		-2		5	mA
	Load regulation	REF165 reference, $-2\text{ mA} < I_{REF165} < 5\text{ mA}$			TBD		$\mu\text{V}/\text{mA}$
		REF25 reference, $-2\text{ mA} < I_{REF25} < 5\text{ mA}$			TBD		
	Line regulation	$5\text{ V} < V_S < 10\text{ V}$	REF165 reference		TBD		$\mu\text{V}/\text{V}$
			REF25 reference		TBD		
	Short-circuit current				TBD		mA
	Noise				TBD		$\mu\text{V}_{\text{RMS}}$
<b>CURRENT REFERENCE</b>							
$I_{IREF}$	IREF initial current			0.98	1	1.02	$\mu\text{A}$
	IREF initial accuracy			-2		2	%
	Temperature coefficient				100		ppm/ $^\circ\text{C}$
	IREF compliance voltage			$(V_{S-})$		$(V_{S+}) - 1.0$	V
	Output impedance	$\Delta V_{IREF} / \Delta I_{IREF}$			1.2		G $\Omega$
<b>POWER SUPPLY</b>							
$I_Q$	Quiescent current	$I_{OUTA} = I_{OUTB} = 0\text{ mA}$			9.5	TBD	mA
				$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		TBD	

- (1) See definition of logarithmic conformity error in [Section 8.1.1.1](#).
- (2) For preview devices, this value is 252 mV/decade. For Production-Data devices, this value will be 250 mV/decade.
- (3) Output referred.
- (4) Assumes parasitic  $C_{IN}$  of 3 pF or less.
- (5) Step response is defined as 10% to 90%.

## 6.6 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = 5\text{ V } (\pm 2.5\text{ V})$  to  $10\text{ V } (\pm 5\text{ V})$ ,  $R_L = 2\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_{REFA} = V_{REFGND} = V_S / 2$ ,  $I_{I1} = 1\text{ }\mu\text{A}$ , and  $I_{I2} = 1\text{ }\mu\text{A}$  (unless otherwise noted)

ADVANCE INFORMATION




Figure 6-1. OUTA Voltage vs I1 Input Current




Figure 6-2. OUTA Voltage vs I2 Input Current




Figure 6-3. OUTA Voltage vs I1 Input Current over Temperature




Figure 6-4. Logarithmic Conformity Error vs I1 Input Current




## 7 Detailed Description

### 7.1 Overview

The LOG200 is a wide-dynamic-range current-to-voltage amplifier specifically designed to optimize current measurements across 160 dB of dynamic range with unparalleled accuracy and speed for optical communications, medical diagnostics, and industrial process control measurements. The LOG200 features two logarithmic amplifiers followed by a high-accuracy differential amplifier to convert current signals into a single-ended voltage that represents the log-compressed ratio of the two currents. The current inputs are designed to feature a high-speed response from one input, and a highly accurate reference signal on the other input, allowing for a unique combination of fast transient response and high logarithmic conformity.

The LOG200 ratio is internally set to 250 mV/decade of current-to-voltage conversion. The device integrates an uncommitted high-speed amplifier to allow the output to be configured for differential or filtered responses, with a fast settling time to drive successive approximation analog-to-digital converters (SAR ADCs). The LOG200 also features a separate reference current and reference voltage designed to configure the device for optimal input current and common-mode voltages.

### 7.2 Functional Block Diagram



A. Either IREF or an external source drive I2.

B. Either REF25, REF165, or an external source drive VCM. Comply with the input common-mode voltage constraints so that the input logarithmic amplifiers have sufficient headroom.

### 7.3 Feature Description

#### 7.3.1 High Speed, Logarithmic Current-to-Voltage Conversion

The LOG200 converts current into voltage using an advanced, high-speed amplifier architecture. By dynamically controlling the amplifier open-loop gain, the LOG200 achieves transient response from low-to-high current and high-to-low current measurements significantly faster than previous-generation logarithmic amplifiers.

The LOG200 features two current inputs, I1 and I2. The I1 input is optimized for speed, facilitating the excellent transient response of the device to changes in the current to be measured. The I2 input is optimized for precision and accuracy, intended for use with a current reference such as the onboard 1- $\mu$ A reference. If an external current in excess of 100  $\mu$ A is used for I2, implementation of a snubber network can improve device stability.

The effective capacitance at a current input pin establishes the effective bandwidth of the corresponding feedback loop, and thus the effective device bandwidth. Photodiode capacitance and system parasitics both play a role and must be considered for stability and transient performance analyses.

### 7.3.2 Voltage and Current References

The LOG200 integrates two separate voltage references (2.5 V and 1.65 V) and a current reference (1  $\mu$ A). The voltage references are designed to be used as the input common-mode reference (2.5 V) and output reference (1.65 V); however, the references can also be used for other functions requiring precise voltages within the system, as long as the maximum current limitations are observed. These voltage references are established relative to the voltage applied to the REFGND pin; therefore, establish the current return path to the REFGND pin rather than to  $V_{S-}$ . The current reference is designed to be used as the input to the I2 pin. If the current reference is instead used for another function in the system, establish the corresponding current return path to the  $V_{S-}$  supply potential. If any of the references are unused, float the corresponding pins.

### 7.3.3 Adaptive Photodiode Bias

The LOG200 includes an IBIAS current output feature that can be used to bias a photodiode with a voltage that is proportional to the photocurrent. The current from the IBIAS pin is nominally 1.1 times the input current of the I1 pin. When an  $R_{BIAS}$  resistance is placed in parallel with the photodiode, 1.0 times the input current is drawn through the photodiode and the remaining 0.1 times the input current flows through  $R_{BIAS}$ . This configuration establishes a bias voltage across that resistance. As the anode end of the photodiode (connected to the I1 input) is held at  $V_{CM}$ , the cathode voltage effectively rises by  $0.1 \times R_{BIAS} \times I_1$ , thus providing a current-dependent reverse bias voltage for the photodiode.

This feature creates very small bias voltages for applications with low photodiode currents, reducing the dark current of the photodiode. In applications with high photodiode currents (which often require larger photodiodes), higher reverse-bias voltages are developed, thus reducing the effective capacitance of the photodiode and increasing the effective device bandwidth. If this feature is not used, float the IBIAS pin.

### 7.3.4 Auxiliary Operational Amplifier

The LOG200 features an additional wide bandwidth amplifier to support functions such as single-ended to differential conversion, or single-ended gain or filter blocks.

## 7.4 Device Functional Modes

The LOG200 has a maximum supply voltage of 12.6 V ( $\pm 6.3$  V) and a minimum supply voltage of 4.5 V ( $\pm 2.25$  V). The device has two VCM pins (not internally connected to each other). Drive both VCM pins to the same potential by one of the two onboard voltage references, or by an external source. Likewise, drive the reference input of the difference amplifier by a reference or other low-impedance source. For proper operation, do not float the VCM, VCM2, and REFA pins.

Typically, apply the test current to be measured through the I1 input. Apply a fixed reference current, whether external or provided by the onboard IREF, through the I2 input. Two external currents can be measured through I1 and I2, but only the logarithmic ratio of the two currents can be measured, rather than the absolute values of either. The IBIAS feature is used to provide a reverse voltage bias for an input photodiode. If not used, float the IBIAS pin or connect the pin to the positive supply voltage  $V_{S+}$ .

The LOG200 also features an auxiliary amplifier that is used to create a differential output voltage or for any other purpose in the system (provided the amplifier input common-mode limitations and other conditions are met). If the auxiliary amplifier is not needed, apply a midsupply voltage or one of the onboard reference voltages to the noninverting input to keep the auxiliary amplifier fixed within the input common-mode range. Short the output and inverting input together, which causes the amplifier to act as a buffer in a known state, rather than float the pins, which can lead to erratic behavior in noisy environments.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The LOG200 is a wide-dynamic-range current-to-voltage amplifier specifically designed to optimize current measurements across 160 dB of dynamic range with unparalleled accuracy and speed. The LOG200 features two logarithmic amplifiers, followed by a high-accuracy differential amplifier to convert current signals into a single-ended voltage that represents the log-compressed ratio of the two currents. The current inputs are designed to feature a high-speed response from one input, and a highly accurate reference signal on the other input, allowing for a unique combination of fast transient response and high logarithmic conformity. The LOG200 ratio is internally set to 250 mV/decade of current-to-voltage conversion.

The LOG200 integrates an uncommitted high-speed amplifier to allow the output to be configured for a differential- or filtered-response output. The device also features a precise reference current and reference voltages designed to configure the device for optimal input current and common-mode voltages. The LOG200 operates with a single-ended 5-V supply or bipolar  $\pm 5$ -V supplies, with a total supply range from 4.5 V to 12.6 V. VCM can be driven by either of the onboard voltage references (REF25 or REF165), or by an external source. I2 can be driven by an external source but is typically driven by the onboard current reference, IREF.

#### 8.1.1 Logarithmic Transfer Function

The LOG200 uses a differential amplifier to compare the voltage outputs of two logarithmic amplifiers. Logarithmic amplifiers rely on the feedback transistor relation of the base-emitter voltage ( $V_{BE}$ ) to the collector current  $I_C$ , according to the principle:

$$V_{BE} = \left(\frac{kT}{q}\right) \ln\left(\frac{I_C}{I_S}\right) \quad (1)$$

where

- $k$  = the Boltzmann constant,  $1.381 \times 10^{-23}$  J/K
- $T$  = absolute temperature in kelvins (K)
- $q$  = the elementary charge,  $1.602 \times 10^{-19}$  C
- $I_S$  = the transistor reverse saturation current

For the basic logarithmic amplifier implementation shown in [Figure 8-1](#), the following expression holds:

$$V_{OUT} = -V_{BE} = -\left(\frac{kT}{q}\right) \ln\left(\frac{I_{IN}}{I_S}\right) \quad (2)$$





Figure 8-1. Basic Logarithmic Amplifier

When a difference amplifier with reference voltage  $V_{REF}$  is implemented to compare the outputs of two logarithmic amplifiers with input currents  $I_1$  and  $I_2$ ,

$$V_{OUT2} - V_{OUT1} = \left(\frac{kT}{q}\right)\ln\left(\frac{I_1}{I_{S1}}\right) - \left(\frac{kT}{q}\right)\ln\left(\frac{I_2}{I_{S2}}\right) \quad (3)$$

As  $I_{S1}$  is approximately equivalent to  $I_{S2}$  by design, this equation is equivalent to:

$$V_{OUT2} - V_{OUT1} = \left(\frac{kT}{q}\right)\ln\left(\frac{I_1}{I_2}\right) = \left(\frac{kT}{0.434q}\right)\log_{10}\left(\frac{I_1}{I_2}\right) \quad (4)$$



**Figure 8-2. LOG200 Difference Amplifier**


In the LOG200, the internal input resistors of the difference amplifier have a positive temperature coefficient to compensate for the temperature dependence of the above expression. The difference amplifier also gains up the nominal output, such that the output of the LOG200 is:

$$V_{LOGOUT} = K \times \log_{10}\left(\frac{I_1}{I_2}\right) + V_{REF} \quad (5)$$

where  $K$  is the device scaling factor, nominally 250 mV/decade (252 mV/decade for preview material). Thus, for each 1-decade or order of magnitude shift in the difference of  $I_1$  and  $I_2$ , the device output is correspondingly shifted by 250 mV (such as by 250 mV for  $I_1 = 10 \mu\text{A}$  and  $I_2 = 1 \mu\text{A}$ , or by  $-500 \text{ mV}$  for  $I_1 = 10 \text{ nA}$  and  $I_2 = 1 \mu\text{A}$ ).


### 8.1.1.1 Logarithmic Conformity Error

The LOG200 current-input logarithmic conversions, as well as the input and gain resistors of the LOG200 output-stage difference amplifier, have some inherent mismatches (both initially and across temperature) that appear as errors at the system level. These errors are subdivided into three categories: offset error, gain or scaling factor error, and logarithmic or log conformity error (LCE). The LCE is a nonlinear error that is measured after the offset and gain errors have been calibrated, and is similar in many ways to the integrated nonlinearity error of an ADC or DAC. The LCE describes the difference between the expected value and measured value due to random nonideal behavior within the device. The LCE is defined in one of two possible ways: either as an immediate error (with units of volts) or as a maximum error envelope (expressed as a percentage). Typically, a plot of input current or logarithmic current (logarithmic scale) vs output voltage (linear scale) is used for the data set, as in [Figure 8-3](#).



**Figure 8-3. OUTA Voltage vs I1 Input Current**

First, a best-fit line is established to describe the device transfer function. The slope of this line as compared to the nominal scaling factor,  $K$ , establishes the scaling factor error, and the intercept of the line establishes the offset error. Next, the difference of the measured device output as compared to the point on the best-fit line is calculated for a given input condition (point on the X axis). For any given point, the result is the immediate logarithmic conformity error, and the value differs depending on the data range across that the best-fit line was established. For example, at high input currents, the LOG200 experiences self-heating due to the increased power dissipation through parasitic resistances, and these thermal effects result in higher apparent LCE within the 100-µA to 10-mA current range than is measured within the 10-nA to 100-µA current range.



**Figure 8-4. Logarithmic Conformity Error vs I1 Input Current**

Individually calculating the LCE for every possible input condition is not practical. The LCE expressed as an error envelope is more useful to circuit designers. This calculation conveys the maximum LCE expected across a given input range as a percentage of the expected full-scale output voltage. The calculation involves iterating across a set of all measured immediate LCE values for a given range. The difference of the maximum and minimum values is then halved and normalized with a division by the output voltage span of the measurement (the difference of the maximum output voltage and minimum output voltage, typically at the two endpoints of the data set), to express LCE as a percentage of the full-scale range:

$$LCE_{\%} = \frac{LCE_{\max} - LCE_{\min}}{2 \times (V_{\text{LOGOUT}_{\max}} - V_{\text{LOGOUT}_{\min}})} \times 100\% \quad (6)$$


The LCE envelope can then be expressed in dB through the following relationship, where the factor of 20 is associated with amplitude. For expression in terms of optical power, this factor is 10.

$$LCE_{\text{dB}} = 20 \log \left( 1 - \frac{LCE_{\%}}{100\%} \right) \quad (7)$$

## 8.2 Typical Application

### 8.2.1 Optical Current Sensing

A common use case for the LOG200 is an optical current sense circuit, using an external photodiode. Figure 8-5 shows an implementation using an InGaAs, PIN photodiode for a  $\lambda = 1.31\text{-}\mu\text{m}$  application. This design uses  $\pm 5\text{-V}$  supplies and is intended for use with input currents from 10 nA to 100  $\mu\text{A}$ . Decoupling capacitors are not shown for brevity. The design can be easily implemented using the [LOG200 Evaluation Module](#) board.



**Figure 8-5. LOG200 Optical Current Sensing Application**

### 8.2.1.1 Design Requirements

For this application, the design requirements are as follows:

- $V_{S+} = 5\text{ V}$ ,  $V_{S-} = -5\text{ V}$ ,  $V_{CM} = \text{GND}$ ,  $\text{REFA} = \text{GND}$
- IREF (1  $\mu\text{A}$ ) connected to I2
- Input current range:  $10\text{ nA} \leq I_1 \leq 100\text{ }\mu\text{A}$
- Photodiode: GP8195-12
  - $V_R = 5\text{ V}$
  - 20 pA dark current (typical)
  - 1-pF typical capacitance (1.5-pF maximum)
  - Spectral response range from  $\lambda = 0.9\text{ }\mu\text{m}$  to  $\lambda = 1.7\text{ }\mu\text{m}$

For bench testing of the system, the following configuration is used:

- Laser diode: LPS-1310-FC
  - $\lambda = 1.31\text{ }\mu\text{m}$
  - Threshold current 5 mA to 20 mA
  - Current control mode used
- Laser controller: THOR CLD1010
- Variable attenuator: VOA50-FC-SM 50-dB in-line
- External modulation: Agilent 33250A 80-MHz waveform generator

### 8.2.1.2 Detailed Design Procedure

The GP8195-12 photodiode was used with a fixed reverse bias voltage of 5 V. The cathode was connected to the  $V_{S+}$  5-V supply, and the anode to the I1 pin. GND is used for the  $V_{CM}$  potential. The IBIAS feature and REF165 voltage reference were not needed; therefore, the IBIAS and REF165 pins are left floating. The auxiliary amplifier was not needed; therefore, the auxiliary amplifier was placed in a buffer configuration and used to buffer the REF25 reference voltage.

GND was used for the REFA input of the logarithmic difference amplifier. The circuit output follows the expression



$$V_{\text{LOGOUT}} = 250\text{ mV} \times \log_{10}\left(\frac{I_1}{1\text{ }\mu\text{A}}\right) \quad (8)$$

such that the expected output for a 100-nA input is –500 mV, the expected output for a 10- $\mu\text{A}$  input is 250 mV, and so on.



### 8.2.1.3 Application Curves

The following figures show oscilloscope captures of the LOG200 output as the device responds to one-decade shifts in the input current. Rising and falling steps between 10 nA and 100 nA, and between 10  $\mu$ A and 100  $\mu$ A, were recorded. The oscilloscope was set to use the ac-coupled path.

For the current steps between 10 nA and 100 nA, a 10-mA laser diode bias was used. A rise time of approximately 268 ns and a fall time of approximately 626 ns were observed.



For the current steps between 10  $\mu$ A and 100  $\mu$ A, a 13-mA laser diode bias was used. A rise time of approximately 45.60 ns and a fall time of approximately 55.60 ns were observed.





## 8.3 Power Supply Recommendations

The LOG200 has a maximum supply voltage of 12.6 V ( $\pm 6.3$  V) and a minimum supply voltage of 4.5 V ( $\pm 2.25$  V). Decoupling capacitors must be used on the power supply and VCM pins.

In many cases, a 5-V single-ended supply or  $\pm 5$ -V bipolar supply is used. If the only power supply available in the system is a 3.3-V single-ended supply, a boost converter is needed to achieve the 4.5-V minimum operating voltage required by the LOG200. This approach can require larger decoupling capacitors to reduce the effects of power-supply ripple on the device.

## 8.4 Layout


### 8.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:


- Make sure that both input paths of the secondary amplifier are symmetrical and well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs).
- Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry. Connect low-ESR, 0.1- $\mu$ F X7R ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Use a C0G (NP0) ceramic capacitor for the  $V_{CM}$  decoupling capacitance and place as close to the VCM pin as possible.
- Connect C0G (NP0) ceramic bypass capacitors to each of the REF165 and REF25 reference pins, as close to the pins as possible. Use a sum of 250 pF to 350 pF of capacitance per pin.
- For photoelectric-sensing applications, place the photodiode as close as possible to the I1 pin to minimize parasitic inductance.
- Use ceramic C0G (NP0)-dielectric capacitors for any capacitance that is part of the input or output signal chain ( $C_3$ ,  $C_4$ ,  $C_5$ , and  $C_{BIAS}$  if implemented).
- Surround the current input traces with copper guard traces all the way from the source to the input pins of the LOG200. Remove all solder mask and silkscreen from the guard area to reduce surface-charge accumulation and prevent surface-level leakage paths. Use  $V_{CM}$  as the guard potential.
  - For ultra-low current measurements, the guard must be implemented in a three-dimensional scheme to prevent leakage currents originating in other layers from flowing into the signal path. Place additional guard copper on the next layer directly below the surface-level signal and guard traces to protect from vertical leakage paths. Surround the sensitive input traces with a via fence connecting the guard copper on different layers to complete the three-dimensional guard enclosure.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Minimize the number of thermal junctions. Ideally, the signal path is routed within a single layer without vias, with the traces as short as possible.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not possible, place the device so that the effects of the thermal energy source on the high and low sides of the differential signal path are evenly matched.
- Solder the thermal pad to the PCB. For the LOG200 to properly dissipate heat and minimize leakage, connect the thermal pad to a plane or large copper pour that is electrically connected to VCM, even for low-power applications.

### 8.4.2 Layout Example

ADVANCE INFORMATION



**Figure 8-10. LOG200 Example Circuit**



**Figure 8-11. LOG200 Example Layout**

## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 9.1 Device Support

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [LOG200 EVM User Guide](#)

### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 9.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




**RGT0016C**

**PACKAGE OUTLINE**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

**ADVANCE INFORMATION**



**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


www.ti.com

### EXAMPLE BOARD LAYOUT

**RGT0016C**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com

ADVANCE INFORMATION


## EXAMPLE STENCIL DESIGN

**RGT0016C**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

ADVANCE INFORMATION



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XLOG200RGTR	ACTIVE	VQFN	RGT	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**RGT 16**

**GENERIC PACKAGE VIEW**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203495/1



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated