



Support & training



SN54HC368, SN74HC368 SCLS310F – JANUARY 1996 – REVISED JUNE 2022

SNx4HC368 Hex Inverting Buffers and Line Drivers With 3-State Outputs

1 Features

- Wide operating voltage range of 2 V to 6 V
- High-Current 3-State outputs drive bus lines, buffer memory address registers, or drive up to 15 LSTTL loads
- Inverting outputs
- Low power consumption, 80-µA max I_{CC}
- Typical t_{pd} = 10 ns
- ±6-mA output drive at 5 V
- Low input current of 1 µA max


2 Description

These hex inverting buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HC368 devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable $(1\overline{OE} \text{ and } 2\overline{OE})$ inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN54HC368J	CDIP (16)	24.38 mm × 6.92 mm
SN74HC368D	SOIC (16)	9.90 mm × 3.90 mm
SN74HC368N	PDIP (16)	19.31 mm × 6.35 mm
SN74HC368NS	SO (16)	6.20 mm × 5.30 mm
SN74HC368PW	TSSOP (16)	5.00 mm × 4.40 mm
SN54HC368FK	LCCC (20)	8.89 mm × 8.45 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.



To One Other Channel



To Three Other Channels

Functional Block Diagram



Table of Contents

1 Features1	7.2 Functional Block Diagram9
2 Description1	7.3 Device Functional Modes9
3 Revision History	8 Power Supply Recommendations10
4 Pin Configuration and Functions	9 Layout
5 Specifications	9.1 Layout Guidelines10
5.1 Absolute Maximum Ratings4	10 Device and Documentation Support11
5.2 Recommended Operating Conditions ⁽¹⁾	10.1 Documentation Support11
5.3 Thermal Information4	10.2 Receiving Notification of Documentation Updates 11
5.4 Electrical Characteristics6	10.3 Support Resources 11
5.5 Switching Characteristics6	10.4 Trademarks11
5.6 Operating Characteristics7	10.5 Electrostatic Discharge Caution11
6 Parameter Measurement Information8	10.6 Glossary
7 Detailed Description	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information11

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	anges from Revision E (February 2022) to Revision F (June 2022) Page							
•	Junction-to-ambient thermal resistance values increased. D was 73 is now 117.2, N was 67 is now 68.6 was 64 is now 87.4, PW was 108 is now 137.5							
С	hanges from Revision D (October 2003) to Revision E (February 2022)	Page						
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment to r modern data sheet standards	eflect						



4 Pin Configuration and Functions

10E	1	\cup_{16}	V <u>cc</u>
1A1	2	15	20E
1Y1	3	14	2A2
1A2	4		2Y2
1Y2	5	12	2A1
1A3	6	11	2Y1
1Y3		10	1A4
GND	8	9	1Y4
			1

J, D, N, NS, PW package 16-Pin CDIP, SOIC, PDIP, SO, TSSOP Top View



NC - No internal connection

FK package 20-Pin LCCC Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$(V_1 < 0 \text{ or } V_1 > V_{CC})$		±20	mA
I _{ок}	Output clamp current ⁽²⁾	$(V_O < 0 \text{ or } V_O > V_{CC})$		±20	mA
lo	Continuous output current	$(V_{O} = 0 \text{ to } V_{CC})$		±25	mA
	Continuous current through V _C	_C or GND		±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 Recommended Operating Conditions⁽¹⁾

			SN	154HC36	8	SN	74HC36	8	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		$V_{CC} = 6 V 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4.2 4$							
		V _{CC} = 2 V			0.5			0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 6 V			1.8	2 5 6 1.5 3.15 4.2 0.5			
VI	Input voltage		0		V_{CC}	0		V_{CC}	V
Vo	Output voltage		0		V_{CC}	0		V _{CC}	V
		V _{CC} = 2 V			1000			1000	
tt	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns
		V _{CC} = 6 V			400			400	
T _A	Operating free-air temperature		- 55		125	- 40		85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

5.3 Thermal Information

		D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance ⁽¹⁾	117.2	68.6	87.4	137.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.2	61.1	44.9	75.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	75.6	48.6	49.6	82.2	°C/W
Ψյт	Junction-to-top characterization parameter	38.1	33.9	12.2	25.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	75.3	48.4	49.2	81.8	°C/W



5.3 Thermal Information (continued)

		D (SOIC) N (PDIP) NS (SO)				
THERMAL M	ETRIC	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.



5.4 Electrical Characteristics

PARAMETER	TEST CONDITIONS		V AA	Т	_A = 25°C		SN74HC	368	SN74HC368		UNIT
PARAMETER			V _{cc} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2	1.9	1.998		1.9		1.9		
V _{OH}		I _{OH} = – 20 μA	4.5	4.4	4.499		4.4		4.4		
	$V_{I} = V_{IH} \text{ or } V_{IL}$		6	5.9	5.999		5.9		5.9		V
		I _{OH} - 6 mA	4.5	3.98	4.3		3.7		3.84		
		I _{OH} = – 7.8 mA	6	5.48	5.8		5.2		5.34		
	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μΑ	2		0.002	0.1		0.1		0.1	
			4.5		0.001	0.1		0.1		0.1	
V _{OL}			6		0.001	0.1		0.1		0.1	V
		I _{OL} = 6 mA	4.5		0.17	0.26		0.4		0.33	
		I _{OL} = 7.8 mA	6		0.17	0.26		0.4		0.33	
l _l	$V_{I} = V_{CC} \text{ or } 0$		6		±0.1	±100		±1000		±1000	nA
I _{OZ}	$V_{O} = V_{CC} \text{ or } 0$		6		±0.01	±0.5		±10		±5	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } 0, I$	_O = 0	6			8		160		80	μA
C _i			2 to 6		3	10		10		10	pF

Over recommended operating free-air temperature range (unless otherwise noted)

5.5 Switching Characteristics

Over recommended operating free-air temperature range, C_L = 50 pF. See Parameter Measurement Information

PARAMETER	FROM	то	V AA	T _A =	25°C		SN54HC368		SN74HC	368	
PARAMETER	(INPUT)	(OUTPUT)	V _{CC} (V)	MIN	ТҮР	MAX	MIN M	AX	MIN	MAX	
			2		50	95	1	45		120	
t _{pd}	A	Y	4.5		12	19		29		24	ns
			6		10	16		25		20	
			2		100	190	2	85		238	
t _{en}	ŌĒ	Y	4.5		26	38		57		48	ns
			6		21	32		48		41	
			2		50	175	2	65		240	
t _{dis}	ŌĒ	Y	4.5		21	35		53		48	ns
			6		19	30		45		41	
			2		28	60		90		75	
tt		Any	4.5		8	12		18		15	ns
			6		6	10		15		13	



5.5 Switching Characteristics

Over recommended operating free-air temperature range, C_L = 150 pF. See Parameter Measurement Information

PARAMETER	FROM TO		V _{cc} (V)	TA	= 25°C		SN54HC	368	SN74HC	368	
FANAMETER	(INPUT)	(OUTPUT)	•cc (•)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			2		70	120		180		150	
t _{pd}	A	Y	4.5		17	24		36		30	ns
			6		14	20		31		25	
			2		140	1230		345		285	
t _{en}	ŌĒ	Y	4.5		30	46		69		57	ns
			6		28	39		59		48	
			2		45	210		315		265	
tt		Any	4.5		17	42		63		53	ns
			6		13	36		53		45	

5.6 Operating Characteristics

T_A = 25°C


		Test Conditions	ТҮР	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	No load	35	pF




6 Parameter Measurement Information

 t_{pd} is the maximum between t_{PLH} and t_{PHL}

 $t_{t} \text{ is the maximum between } t_{\mathsf{TLH}} \text{ and } t_{\mathsf{THL}}$







PARA	PARAMETER		R _L C _L		S 2	
	^t PZH	1 kΩ	50 pF or	Open	Closed	
^t en	t _{PZL}	1 K32	150 pF	Closed	Open	
•	t _{PHZ}	1 kΩ	50 pF	Open	Closed	
^t dis	t _{PLZ}	1 K52	50 pr	Closed	Open	
t _{pd} or	tt		50 pF or 150 pF	Open	Open	





Figure 6-2. Voltage Waveforms Propagation Delay and Output Transitions Times

Figure 6-3. Voltage Waveforms Enable and Disable Times for 3-State Outputs



Input Rise and Fall Times

A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when diabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when diabled by the output control.

C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following charactersitics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.

D. The outputs are measured one at a time with one input transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

F. t_{PZL} and t_{PZH} are the same as t_{en} .



11


- 2Y1

7 Detailed Description

7.1 Overview

These hex inverting buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HC368 devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable ($1\overline{OE}$ and $2\overline{OE}$) inputs. When \overline{OE} is low, the device passes inverted data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

7.2 Functional Block Diagram





nels To One Other Channel

20F

2A1

15

12

Figure 7-1. Functional Block Diagram

7.3 Device Functional Modes

Function Table (Each buffer/driver)								
INF	OUTPUT							
ŌĒ	Α	Y						
Н	Х	Z						
L	Н	L						
L	L	н						



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Documentation Support

10.1.1 Related Documentation

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86812012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86812012A SNJ54HC 368FK	Samples
5962-8681201EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681201EA SNJ54HC368J	Samples
JM38510/65709BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65709BEA	Samples
M38510/65709BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65709BEA	Samples
SN54HC368J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC368J	Samples
SN74HC368DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC368	Samples
SN74HC368N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC368N	Samples
SN74HC368NE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC368N	Samples
SN74HC368NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samples
SN74HC368PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC368	Samples
SNJ54HC368FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86812012A SNJ54HC 368FK	Samples
SNJ54HC368J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681201EA SNJ54HC368J	Samples

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



www.ti.com

PACKAGE OPTION ADDENDUM

18-Nov-2023

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC368, SN74HC368 :

• Catalog : SN74HC368

• Military : SN54HC368

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC368DR	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC368DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC368NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC368PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC368PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

30-Nov-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC368DR	SOIC	D	16	2500	366.0	364.0	50.0
SN74HC368DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC368NSR	SO	NS	16	2000	356.0	356.0	35.0
SN74HC368PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC368PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

30-Nov-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-86812012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74HC368N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC368N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC368NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC368NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC368FK	FK	LCCC	20	55	506.98	12.06	2030	NA

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



FK 20

8.89 x 8.89, 1.27 mm pitch

GENERIC PACKAGE VIEW

LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated