


**OBJECTIVE  
SPECIFICATIONS**

**Features**

- Function, pin-out, speed and drive compatibility with 54/74LS logic family
- Low power consumption characteristic of CMOS
- High-Drive-Current outputs:  
 $I_{OL} = 8 \text{ mA} @ V_{OL} = 0.5V$
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:

74HCTLs: -40°C to +85°C  
54HCTLs: -55°C to +125°C

**Pin Configuration**



0079-1

**Dual J-K Negative-Edge-Triggered  
Flip-Flops with Preset and Clear**

**Description**

These devices contain two negative-edge-triggered J-K flip-flops with independent J, K, preset, clear inputs and clocks and complementary outputs. The J-K inputs at each flip-flop are enabled when the clock goes high. The input data are transferred to the outputs on the negative-going edge of the clock pulse, provided the setup requirements have been met.

Fabrication using ISI proprietary ICE-MOS process, these devices provide speeds and drive capability equivalent to their LSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.


All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

**Function Table**


Inputs				Outputs		
PRE	CLR	CLK	J	K	$Q$	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	↓	L	L	$Q_0$	$\bar{Q}_0$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	$Q_0$	$\bar{Q}_0$

\*Both outputs will remain high as long as PRE and CLR are low, but the output states are unpredictable if PRE and CLR go high simultaneously.

**Logic Diagrams**



0079-2



0079-3

# ISI IDEAL SEMICONDUCTOR INC.

"Your Best Defense Against Obsolescence"

112A

54HCTL  
74HCTL

## Absolute Maximum Ratings\*

<i>Supply Voltage Range, <math>V_{cc}</math></i> .....	-0.5V to 7V
<i>DC Input Diode Current, <math>I_{ik}</math> (<math>V_i &lt; -0.5V</math> or <math>V_i &gt; V_{cc} + 0.5V</math>)</i> .....	$\pm 20$ mA
<i>DC Output Diode Current, <math>I_{ok}</math> (<math>V_o &lt; -0.5V</math> or <math>V_o &gt; V_{cc} + 0.5V</math>)</i> .....	$\pm 20$ mA
<i>Continuous Output Current Per Pin, <math>I_o</math> (-0.5V &lt; <math>V_o</math> &lt; <math>V_{cc} + 0.5V</math>)</i> .....	$\pm 35$ mA
<i>Continuous Current Through <math>V_{cc}</math> or GND pins</i> .....	+125 mA
<i>Storage Temperature Range, <math>T_{stg}</math></i> .....	-65°C to +150°C
<i>Power Dissipation Per Package, <math>P_D^*</math></i> .....	500 mW

\*Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

- *Power Dissipation temperature derating:*  
Plastic Package (N): -12mW/°C from 65°C to 85°C  
Ceramic Package (J): -12mW/°C from 100°C to 125°C

## Recommended Operating Conditions

<i>Supply Voltage, <math>V_{cc}</math></i> .....	4.5V to 5.5V
<i>DC Input &amp; Output Voltages*, <math>V_{in}, V_{out}</math></i> .....	0V to $V_{cc}$

## Operating Temperature

Range	74HCTLs: -40°C to +85°C
	54HCTLs: -55°C to +125°C

*Input Rise & Fall Times,  $t_r, t_f$*  .....

Max 500 ns  
\*Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{cc}$  or GND)

## DC Electrical Characteristics ( $V_{cc} = 5V \pm 10\%$ Unless Otherwise Specified)

Sym	Parameter	Test Conditions	$T_A = 25^\circ C$		74HCTLs $T_A = -40^\circ C$ to $+85^\circ C$ Guaranteed Limits	54HCTLs $T_A = -55^\circ C$ to $+125^\circ C$	Unit
			Typ				
$V_{ih}$	Minimum High-Level Input Voltage			2.0	2.0	2.0	V
$V_{il}$	Maximum Low-Level Input Voltage			0.8	0.8	0.8	V
$V_{oh}$	Minimum High-Level Output Voltage	$V_{in} = V_{ih}$ or $V_{il}$ $I_o = -20 \mu A$ $I_o = -4 mA$	$V_{cc}$ 4.2	$V_{cc} - 0.1$ 3.98	$V_{cc} - 0.1$ 3.84	$V_{cc} - 0.1$ 3.7	V
$V_{ol}$	Maximum Low-Level Output Voltage	$V_{in} = V_{ih}$ or $V_{il}$ $I_o = 20 \mu A$ $I_o = 4 mA$ $I_o = 8 mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
$I_{in}$	Maximum Input Current	$V_{in} = V_{cc}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
$I_{cc}$	Maximum Quiescent Supply Current	$V_{in} = V_{cc}$ or GND $I_{out} = 0 \mu A$		4.0	40.0	80.0	$\mu A$

**AC Electrical Characteristics (Input  $t_r, t_f \leq 6$  ns), HCTLs112A**

Sym	Parameter	Conditions •	$T_A = 25^\circ C$	$T_A = -40^\circ C$ to $+85^\circ C$	$T_A = -55^\circ C$ to $+125^\circ C$	Unit
			V <sub>CC</sub> - 5.0V	V <sub>CC</sub> = 5.0V $\pm 10\%$	V <sub>CC</sub> = 5.0V $\pm 10\%$	
$f_{max}$	Maximum Clock Frequency		40	30	25	MHz
$t_{PLH}$	Maximum Propagation Delay, CLK to Q or $\bar{Q}$	$C_L = 50$ pF	15	20	25	ns
$t_{PHL}$	Maximum Propagation Delay, $\bar{PRE}$ or $\bar{CLR}$ to Q or $\bar{Q}$		15	20	25	ns
$t_{PLH}$	Maximum Propagation Delay, $\bar{PRE}$ or $\bar{CLR}$ to Q or $\bar{Q}$		15	20	25	ns
$t_{PHL}$	Minimum Setup Time before CLK $\downarrow$		15	20	25	ns
$t_{su}$	J or K		10	13	17	ns
	$\bar{PRE}$ or $\bar{CLR}$ In-Active		10	13	17	ns
$t_h$	Minimum Hold Time, J or K after CLK $\downarrow$		0	0	0	ns
$t_v$	Minimum Pulse Width	CLK High or Low	10	13	17	ns
	$\bar{PRE}$ or $\bar{CLR}$ Low		10	13	17	ns
$C_{IN}$	Maximum Input Capacitance		5			pF
$C_{PD}$	Power Dissipation Capacitance*		40			pF

\* $C_{PD}$  determines the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$

• For AC switching test circuits and timing waveforms see section 2.