54H/74H106 C11088

DUAL JK EDGE-TRIGGERED FLIP-FLOP

(With Separate Sets, Clear and Clocks)

DESCRIPTION — The '106 is a high speed JK negative edge-triggered flipflop. It features individual J, K, clock and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic state of J and K inputs may be allowed to change when the clock pulse is in a HIGH state and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

TRUTH TABLE

1	IPUTS	ООТРОТ		
@ t _n		@ tn + 1		
7	K	œ		
L	L	Qn		
L	Н	L		
Н	L	Н		
Н	н	\overline{Q}_n		

Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH


 $t_n = \mbox{Bit time before clock pulse.}$ $t_{n+1} = \mbox{Bit time after clock pulse.}$

H = HIGH Voltage Level L = LOW Voltage Level


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	RADE MILITARY GRADE	
PKGS	ОПТ	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	PKG TYPE
Plastic DIP (P)	А	74H106PC		9B
Ceramic DIP (D)	Α	74H106DC	54H106DM	6B
Flatpak (F)	А	74H106FC	54H106FM	4L

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




V_{CC} = Pin 5 GND = Pin 13

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂ CP ₁ , CP ₂ C _{D1} , C _{D2}	Data Inputs Clock Pulse Inputs (Active Falling Edge) Direct Clear Inputs (Active LOW)	1.25/1.25 0*/3.0
S _{D1} , S _{D2} S _{D1} , S _{D2} Q ₁ , Q ₂ , Q ₁ , Q ₂	Direct Set Inputs (Active LOW) Outputs	2.5/1.25 2.5/1.25 12.5/12.5

*CP Sourcing Current, see DC Characteristics Table



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max	0.4.10	CONDITIONS
liн	Input HIGH Current at CPn	0	-1.0	mA	V _{CC} = Max, V _{CP} = 2.4 V
lcc	Power Supply Current		76	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

i		54/74H			CONDITIONS
SYMBOL	PARAMETER	_	C _L = 25 pF R _L = 280 Ω		
		Min	Max		
fmax	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP _n to Q _n or Q _n		15 20	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n		12 20	ns	V _{CP} ≥ 2.0 V Figs. 3-1, 3-10
tpLH tpHL	Propagation Delay CDn or SDn to Qn or Qn		12 35	ns	V _{CP} ≤ 0.8 V Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: VCC = +5.0 V, TA = +25°C

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max	1 014113	CONDITIONS
t _s (H) t _s (L)	Setup Time J _n or K _n to CP _n	10 13		ns Fig. 0.7	
th (H) th (L)	Hold Time J _n or K _n to $\overline{\mathbb{CP}}_n$	0		Fig. 3-7	Fig. 3-7
tw (H) tw (L)	CP _n Pulse Width	10 15		ns	Fig. 3-9
tw (L)	CDn or SDn Pulse Width LOW	16		ns	Fig. 3-10