Standard Products UT54ACS164646S

RadHard Schmitt CMOS 16-bit Bidirectional MultiPurpose Registered Transceiver Preliminary Datasheet

January 18, 2007 www.aeroflex.com/radhard

FEATURES

- □ Flexible voltage operation
 - 5V bus to 3.3V bus
 - 3.3V bus to 5V bus
 - 5V bus to 5V bus
 - 3.3V bus to 3.3V bus
- □ Independent registers for A and B buses
- □ Multiplexed real-time and stored data
- □ Flow-through architecture optimizes PCB layout
- □ Cold- and Warm-sparing
 - $750k\Omega$ minimum input impedance power-off
 - Guranteed output tri-state while one power supply is "off" and the other is "on"
- □ Schmitt trigger inputs to filter noisy signals
- All inputs are 5V tolerant regardless of power supply voltage
- □ 0.6µm Commercial RadHardTM CMOS
 - Total dose: 100K rad(Si)
 - Single Event Latchup immune
 - SEU Onset LET >74 MeV-cm²/mg
- □ High speed, low power consumption
- Available QML Q or V processes
- □ Standard Microcircuit Drawing: 5962-06234
- □ Package:
 - 56-pin ceramic flatpack

PIN DESCRIPTION

Pin Names	Description
xOE	Output Enable Input (Active Low)
xDIR	Direction Control Inputs
xAx	Side A Inputs or 3-State Outputs (3.3V Port)
xBx	Side B Inputs or 3-State Outputs (5V Port)
xSAB	Select real-time or stored A bus data to B bus
xSBA	Select real-time or stored B bus data to A bus
xCLKAB	Store A bus data
xCLKBA	Store B bus data

A passion for performance.

DESCRIPTION

The UT54ACS164646S is a 16-bit, MultiPurpose, registered, level shifting, bus transceiver consisting of D-type flip-flops, control circuitry, and 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The high-speed, low power UT54ACS164646S transceiver is designed to perform multiple functions including: asynchronous two-way communication, signal buffering, voltage translation, cold- and warmsparing. The device can be used as two independant 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the rising edge of the appropriate clock (xCLKAB or xCLKBA) input. With either V_{DD} supply equal to zero volts, the UT54ACS164646S outputs and inputs present a minimum impedance of $750k\Omega$ making it ideal for "cold-spare" and "warm-spare" applications. By virtue of its flexible power supply interface, the UT54ACS164646S may operate as a 3.3-volt only, 5-volt only, or mixed 3.3V/5V bus transceiver.

The Output-enable (xOE) and direction-control (xDIR) inputs are provided to control the tri-state function and input/output direction of the transceiver respectively. The select controls (xSAB and xSBA) select whether stored register data or realtime data is driven to the outputs as determined by the xDIR inputs. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Regardless of the selected operating mode ("real-time" or "recall"), a rising edge on the port input clocks (xCLKAB and xCLKBA) will latch the corresponding I/O states into their respective registers. Furthermore, when a data port is isolated ($\overline{xOE} = high$), A-port data may be stored into its corresponding register while B-port data may be independently stored into its corresponding registers. Therefore, when an output function is disabled, the input function is still enabled and may be used to store and transmit data. Lastly, only one of the two buses, xA-port or xB-port, may be driven at a time.



LOGIC SYMBOL



POWER TABLE

Port B	Port A	OPERATION
5 Volts	3.3 Volts	Voltage Translator
5 Volts	5 Volts	Non Translating
3.3 Volts	3.3 Volts	Non Translating
V _{SS}	V _{SS}	Cold Spare
V _{SS}	3.3V or 5V	Port A Warm Spare
3.3V or 5V	V _{SS}	Port B Warm Spare

I/O GUIDELINES

Control signals xDIR, $x\overline{OE}$, xSAB, xSBA, xCLKAB, and xCLKBA are powered by V_{DDA} . All inputs are 5-volt tolerant. Additionally, it is recommended that all unused inputs be tied to V_{SS} through a 1K Ω resistor. Input signal transitions should be driven to the UT54ACS164646S with a rise and fall time that is \leq 100ms.

POWER APPLICATION GUIDELINES

For proper operation connect power to all V_{DDx} pins and ground all V_{SS} pins (i.e., no floating V_{DDx} or V_{SS} input pins). By virtue of the UT54ACS164646S warm-spare feature, power supplies V_{DDB} and V_{DDA} may be applied to the device in any order. To ensure the device is in cold-spare mode, both supplies, V_{DDB} and V_{DDA} , must be equal to V_{SS} +/- 0.3V. Warmspare operation is in effect when one power supply is >1V and the other power supply is equal to V_{SS} +/- 0.3V. If V_{DDB} has a power-on ramp rate longer than 1 second, then V_{DDA} should be powered-on first to ensure proper control of xDIR and $x\overline{OE}$. During normal operation of the part, after power-up, ensure $V_{DDB} \ge V_{DDA}$.

By definition, warm sparing occurs when half of the chip receives its normal VDD supply value while the VDD supplying the other half of the chip is set to 0.0V. When the chip is 'warm spared', the side that has its VDD set to a normal operational value is 'actively' tristated because the chip's internal OE signal is forced low. The side of the chip that has VDD set to 0.0V is 'passively' tristated by the cold spare circuitry.

In order to minimize transients and current consumption, the user is encouraged to first apply a high level to the $x\overline{OE}$ pins and then power down the appropriate supply.

Inputs			Data I/O ⁺		Operation or Function			
xOE	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	xA1-xA8	xB1-xB8	
Х	Х	↑	Х	Х	Х	Input	Unspecified	Store A, B unspecified ⁺
Х	Х	х	\uparrow	Х	Х	Unspecified	Input	Store B, A unspecified ⁺
Н	х	\uparrow	\uparrow	х	Х	Input	Input	Store A and B data
Н	х	H or L	H or L	х	Х	Input	Input	Isolation, hold storage
L	L	Х	Х	х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	н	Output	Input	Recall stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus
L	н	H or L	Х	Н	Х	Input	Output	Recall stored A data to B bus

FUNCTION TABLE

⁺ The data-output functions may be enabled or disabled by various signals $x\overline{OE}$ or xDIR. Data-input functions are always enabled, i.e. data at the bus terminals is stored on every low-to-high transition of the clock inputs.

LOGIC DIAGRAM



RADIATION HARDNESS SPECIFICATIONS¹

PARAMETER	LIMIT	UNITS
Total Dose	1.0E5	rad(Si)
SEL LET Threshold	>110	MeV-cm ² /mg
SEU Onset LET Threshold ⁴	>97 @4.5V, >74@ 3.0V	MeV-cm ² /mg
SEU Error Rate ²	Immune @4.5V, 6.3E-10 @3.0V	errors/bit-day
Neutron Fluence ³	1.0E14	n/cm ²

Notes:

1. Logic will not latchup during radiation exposure within the limits defined in the table.

2. Adams 90% worst case particle environment, geosynchronous orbit, 100mils of Aluminum shielding

3. Not tested, inherent of CMOS technology.

4. Core logic is driven by V_{DDB} .

SYMBOL	PARAMETER	LIMIT (Mil only)	UNITS
V _{I/OB} (Port B) ²	Voltage any pin	-0.3 to 6.0	V
V _{I/OA} (Port A) ²	Voltage any pin	-0.3 to 6.0	V
V _{DDB}	Supply voltage	-0.3 to 6.0	V
V _{DDA}	Supply voltage	-0.3 to 6.0	V
T _{STG}	Storage Temperature range	-65 to +150	°C
T _J	Maximum junction temperature	+175	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
II	DC input current	±10	mA
P _D	Maximum power dissipation	250	mW

ABSOLUTE MAXIMUM RATINGS¹

Note:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance. 2. For cold spare mode ($V_{DDx} = V_{SS} + /-0.3V$), $V_{I/Ox}$ may be -0.3V to the maximum recommended operating $V_{DDx} + 0.3V$.

DUAL SUPPLY OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DDB} ¹	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V _{DDA} ¹	Supply voltage	3.0 to 3.6 or 4.5 to 5.5	V
V _{INB} (Port B) ²	Input voltage any pin	0 to V _{DDB}	V
V_{INA} (Port A) ²	Input voltage any pin	0 to V _{DDA}	V
T _C	Temperature range	-55 to +125	°C

Note:
1. During normal operation, V_{DDB} ≥ V_{DDA}.
2. All input pins are 5-volt tolerant inputs powered by V_{DDA}. Therefore, when V_{DDA} is at 3.3 volts, either 3.3 or 5-volt CMOS logic levels can be applied to all control inputs.

DC ELECTRICAL CHARACTERISTICS ¹ ($T_C = -55^{\circ}C$ to $+125^{\circ}C$)

SYMBOL	PARAMETER	CONDIT	ION	MIN	MAX	UNIT
V _T +	Schmitt Trigger, positive going threshold ²	V _{DDx} from 3.0V t	to 5.5V		.7V _{DDx}	V
V _T	Schmitt Trigger, negative going threshold ²	V _{DDx} from 3.0V t	to 5.5V	.3V _{DDx}		V
V _{H1}	Schmitt Trigger range of hysteresis	V _{DDx} from 4.5V t	to 5.5V	0.7		V
V _{H2}	Schmitt Trigger range of hysteresis	V _{DDx} from 3.0V t	to 3.6V	0.5		V
I _{IN}	Input leakage current	V_{DDx} from 3.6V t $V_{IN} = V_{DDx}$ or V	to 5.5V Ss	-1	1	μΑ
I _{OZ}	Three-state output leakage current	V_{DDx} from 3.6 to $V_{IN} = V_{DDx}$ or V_{S}	5.5 SS	-1	1	μΑ
I _{CS}	Cold sparing input leakage current ³ (any pin)	$V_{IN} = 5.5V$ $V_{DDB} = V_{DDA} = 1$	V _{SS}	-5	7	μΑ
I _{WS}	Warm sparing input leakage current ³ (any pin)	$V_{IN} = 5.5; V_{DDA} = 3V \text{ to } 5.5V$ & $V_{DDB} = V_{SS} \text{ or}$ $V_{DDB} = 3V \text{ to } 5.5V \text{ \&}$ $V_{DDA} = V_{SS}$		-3	3	μΑ
I _{OS1}	Short-circuit output current ^{6, 10}	$V_{O} = V_{DDx} \text{ or } V_{S}$ $V_{DDx} \text{ from 4.5 to}$	$V_{O} = V_{DDx} \text{ or } V_{SS}$ $V_{DDx} \text{ from 4.5 to 5.5}$		200	mA
I _{OS2}	Short-circuit output current ^{6, 10}	$V_{O} = V_{DDx} \text{ or } V_{S}$ $V_{DDx} \text{ from 3.0 to}$	s 3.6	-100	100	mA
V _{OL1}	Low-level output voltage ⁴	$V_{DDx} = 4.5V; I_{OL}$	= 8mA		0.4	V
		$V_{\text{DDx}} = 4.5 \text{V}; I_{\text{OL}}$	= 100μΑ		0.2	
V _{OL2}	Low-level output voltage ⁴	$V_{DDx} = 4.5V$ $I_{OL} = 12mA$	-55°C, 25°C +125°C		0.4 0.55	V
V _{OL3}	Low-level output voltage ⁴	$V_{DDx} = 3.0V; I_{OL}$	= 8mA		0.5	V
		V _{DDx} = 3.0V; I _{OL} = 100µA			0.2	V
V _{OL4}	Low-level output voltage ⁴	$V_{DDx} = 3.0V$	-55°C, 25°C		0.5	V
		I _{OL} = 12mA	+125°C		0.6	V

SYMBOL	PARAMETER	CONDIT	TION	MIN	MAX	UNIT
V _{OH1}	High-level output voltage ⁴	$V_{DDx} = 4.5 V; I_{OF}$	$V_{DDx} = 4.5 V; I_{OH} = -8 mA$			V
		$V_{DDx} = 4.5V; I_{OF}$	_I = -100μA	V _{DDx} - 0.2		
V _{OH2}	High-level output voltage ⁴	$V_{DDx} = 4.5V$	-55°C, 25°C	V _{DDx} - 0.6		V
		$I_{OL} = -12mA$	+125°C	V _{DDx} - 0.7		V
V _{OH3}	High-level output voltage ⁴	$V_{DDx} = 3.0V; I_{OF}$	H= -8mA	V _{DDx} - 0.6		V
		$V_{DDx} = 3.0V; I_{OF}$	_H = -100μA	V _{DDx} - 0.2		
V _{OH4}	High-level output voltage ⁴	$V_{DDx} = 3.0V$	-55°C,25°C	V _{DDx} - 0.8		V
		$I_{OL} = -12mA$	+125°C	V _{DDx} - 0.95		V
P _{total1}	Power dissipation ^{5,7, 8}	$C_L = 20 pF$	+		2.0	mW/
		$V_{\text{DDB}} = V_{\text{DDA}} = 4.5 \text{V} \text{ to } 5.5 \text{V}$				MHz
P _{total2}	Power dissipation ^{5, 7, 8}	$C_L = 20 pF$			1.5	mW/
		$V_{DDB} = V_{DDA} = 3$	3.0V to 3.6V			MHZ
I _{DDQ}	Standby Supply Current V_{DDB} or V_{DDA}	$V_{IN} = V_{DDx}$ or V	SS		10	μΑ
	Pre-Rad 25°C	$V_{DDB} = V_{DDA} = 3$	5.5V			
	Standby Supply Current V _{DDB} or V _{DDA}	$x\overline{OE} = V_{DDA}$			100	
	Pre-Rad -55°C, +125°C					
	Standby Supply Current V _{DDB} or V _{DDA}				500	
	Post-Rad 25°C					
C _{IN}	Input capacitance 9	f = 1MHz			15	pF
		V _{DDx} from 3.0V	to 5.5V			
C _{OUT}	Output capacitance9	f = 1MHz			15	pF
		V _{DDx} from 3.0V	to 5.5V			

Notes:

1. All specifications valid for radiation dose $\leq 1E5 \text{ rad}(Si)$ per MIL-STD-883, Method 1019.

2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, - 0%; $V_{IL} = V_{IL}(max) + 0\%$, - 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.

3. This parameter is uneffected by the state of \overline{xOE} or \overline{xDIR} .

4. Per MIL-PRF-38535, for current density \leq 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF-MHz.

5. Guaranteed by characterization.

6. Not more than one output may be shorted at a time for maximum duration of one second.

7. Power does not include power contribution of any CMOS output sink current.

8. Power dissipation specified per switching output.

9.Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.

10. Supplied as a design limit, but not guaranteed or tested.

AC ELECTRICAL CHARACTERISTICS¹ (Port B = 5 Volt, Port A = 3.3 Volt)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay Data to Bus	3.5	9	ns
t _{PHL1}	Propagation delay Data to Bus	3.5	9	ns
t _{PLH2}	xCLKAB↑ or xCLKBA↑ to Bus	4.5	10.5	ns
t _{PHL2}	xCLKAB↑ or xCLKB ↑ to Bus	4.5	10.5	ns
t _{PLH3} ²	xSAB↑ or xSBA↑ to Bus	4	10.5	ns
t _{PHL3} ²	xSAB↑ or xSBA↑ to Bus	4	10.5	ns
t _{PLH4} ²	$xSBA_{\downarrow}$ or $xSAB_{\downarrow}$ to Bus	4	10.5	ns
t _{PHL4} ²	$xSBA_{\downarrow} \text{ or } xSAB \downarrow \text{ to Bus}$	4	10.5	ns
t _{PZH1}	Output enable time $x\overline{OE}$ to Bus	4	10	ns
t _{PZL1}	Output enable time $x\overline{OE}$ to Bus	4	10	ns
t _{PLZ1}	Output disable time $x\overline{OE}$ to Bus high impedance	3	10	ns
t _{PHZ1}	Output disable time $x\overline{OE}$ to Bus high impedance	3	10	ns
t _{PZH2} ³	Output enable time xDIR to Bus	3	12	ns
t _{PZL2} ³	Output enable time xDIR to Bus	3	12	ns
t _{PLZ2} ³	Output disable time xDIR to Bus high impedance	3	12	ns
t _{PHZ2} ³	Output disable time xDIR to Bus high impedance	3	12	ns
t _{SKEW} ⁴	Skew between outputs		800	ps
t _{OST} ⁵	Dfiferential skew between outputs		1000	ps
t _{PART} 6	Part to part skew		500	ps

 $(V_{DDB} = 5V \pm 10\%; V_{DDA} = 3.3V \pm 0.3V) (T_C = -55^{\circ}C \text{ to } +125^{\circ}C)$

Notes:

1. All specifications valid for radiation dose \leq 1E5 rads(Si) per MIL-STD-883, Method 1019. 2. These parameters are measured with the internal output state <u>of the storage register opposite</u> to that of the bus input.

3. xDIR to bus times are guaranteed by design, but not tested. $\overline{\text{xOE}}$ to bus times are tested.

4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.
5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.

6. Guaranteed by characterization, but not tested.







AC Timing Waveforms for Level Translation (e.g. V_{DDA} = 3.3V +/- 0.3V and V_{DDB} = 5V +/- 10%)

AC ELECTRICAL CHARACTERISTICS¹ (Port A = Port B, 5 Volt Operation)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay Data to Bus	3.5	7.5	ns
t _{PHL1}	Propagation delay Data to Bus	3.5	7.5	ns
t _{PLH2}	xCLKAB \uparrow or xCLKBA \uparrow to Bus	4	9	ns
t _{PHL2}	xCLKAB \uparrow or xCLKBA \uparrow to Bus	4	9	ns
t _{PLH3} ²	xSAB \uparrow or xSBA \uparrow to Bus	3	8	ns
t _{PHL3} ²	xSAB \uparrow or xSBA \uparrow to Bus	3	8	ns
t _{PLH4} ²	$xSBA\downarrow$ or $xSAB\downarrow$ to Bus	3	8	ns
t _{PHL4} ²	$xSBA \downarrow \text{ or } xSAB \downarrow \text{ to } Bus$	3	8	ns
t _{PZH1}	Output enable time $x\overline{OE}$ to Bus	3.5	9	ns
t _{PZL1}	Output enable time $x\overline{OE}$ to Bus	3.5	9	ns
t _{PLZ1}	Output disable time $x\overline{OE}$ to Bus high impedance	3	8	ns
t _{PHZ1}	Output disable time $x\overline{OE}$ to Bus high impedance	3	8	ns
t _{PZH2} ³	Output enable time xDIR to Bus	3	11	ns
t _{PZL2} ³	Output enable time xDIR to Bus	3	11	ns
t _{PLZ2} ³	Output disable time xDIR to Bus high impedance	3	11	ns
t _{PHZ2} ³	Output disable time xDIR to Bus high impedance	3	11	ns
t _{SKEW} ⁴	Skew between outputs		400	ps
t _{OST} ⁵	Differential output skew		600	ps
t _{PART} 6	Part to part skew		500	ps

 $(V_{DDB} = 5V \pm 10\%; V_{DDA} = 5V \pm 10\%) (T_C = -55^{\circ}C \text{ to } +125^{\circ}C)$

Notes:

1. All specifications valid for radiation dose \leq 1E5 rads(Si) per MIL-STD-883, Method 1019. 2. These parameters are measured with the internal output state <u>of the storage register opposite</u> to that of the bus input.

3. xDIR to bus times are guaranteed by design, but not tested. $\overline{\text{xOE}}$ to bus times are tested.

4. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.5. Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.

6. Guaranteed by characterization, but not tested.



AC Timing Waveforms for 5-Volt only operation (e.g. $V_{DDA} = V_{DDB} = 5V + 10\%$)

AC ELECTRICAL CHARACTERISTICS¹ (Port A = Port B, 3.3 Volt Operation)

 $(V_{DDB} = V_{DDA} = 3.3V \pm 0.3V) (T_{C} = -55^{\circ}C \text{ to } +125^{\circ}C)$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH1}	Propagation delay Data to Bus	4	10	ns
t _{PHL1}	Propagation delay Data to Bus	4	10	ns
t _{PLH2}	xCLKAB \uparrow or xCLKBA \uparrow to Bus	4.5	12.5	ns
t _{PH2}	xCLKAB \uparrow or xCLKBA \uparrow to Bus	4.5	12.5	ns
t _{PLH3} ²	$xSAB \uparrow or xSBA \uparrow to Bus$	4.5	11	ns
t _{PHL3} ²	xSAB \uparrow or xSBA \uparrow to Bus	4.5	11	ns
t _{PLH4} ²	$xSBA \downarrow \text{ or } xSAB \downarrow \text{ to Bus}$	4.5	11	ns
t _{PHL4} ²	$xSBA\downarrow$ or $xSAB\downarrow$ to Bus	4.5	11	ns
t _{PZH1}	Output enable time $x\overline{OE}$ to Bus	4	11	ns
t _{PZL1}	Output enable time $x\overline{OE}$ to Bus	4	11	ns
t _{PLZ1}	Output disable time $x\overline{OE}$ to Bus high impedance	4	10	ns
t _{PHZ1}	Output disable time $x\overline{OE}$ to Bus high impedance	4	10	ns
t _{PZH2} ³	Output enable time xDIR to Bus	3	13	ns
t _{PZL2} ³	Output enable time xDIR to Bus	3	13	ns
t _{PLZ2} ³	Output disable time xDIR to Bus high impedance	3	13	ns
t _{PHZ2} ³	Output disable time xDIR to Bus high impedance	3	13	ns
t _{SKEW} ⁴	Skew between outputs		700	ps
t _{OST} ⁵	Differential output skew		1300	ps
t _{PART} 6	Part to part skew		500	ps

Notes:

All specifications valid for radiation dose ≤ 1E5 rads(Si) per MIL-STD-883, Method 1019.
 These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
 xDIR to bus times are guaranteed by design, but not tested. xOE to bus times are tested.
 Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs. low-to-high.
 Differential output skew is defined as the comparison of two outputs transitioning in opposite directions low-to-high and high-to-low.

6. Guaranteed by characterization, but not tested.



AC Timing Waveforms for 3-Volt only operation (e.g. V_{DDA} = V_{DDB} = 3.3V +/- 0.3V)

AC ELECTRICAL CHARACTERISTICS (Clock Input Timing Relationships)

SYMBOL	PARAN	IETER	VDDA	VDDB	MIN	MAX	UNIT
f _{CLOCK} ¹	Clock Frequency		4.5 3.0 3.0	4.5 4.5 3.0		100 90 80	MHz
t _P ¹	Clock Period			4.5 4.5 3.0	10 11.1 12.5		ns
tw1	Pulse duration. CLKAB or CLKBA high or low			4.5 4.5 3.0	3.5 5 5		ns
t _{SU}	Setup time. A before CLKAB rising edge or B before CLKBA rising edge	Data High	4.5 3.0 3.0	4.5 4.5 3.0	2 3 3		ns
		Data Low	4.5 3.0 3.0	4.5 4.5 3.0	1 2 2		
t _H	Hold time. Bus A after CLKAB ri rising edge	sing edge or Bus B after CLKBA	4.5 3.0 3.0	4.5 4.5 3.0	1.5 1.5 1.5		ns

1. Guaranteed by functional test.

Setup and Hold Timing



AC ELECTRICAL CHARACTERISTICS (Input Rise and Fall Requirements)

(All Power Supply Ranges, $-55^{\circ}C < T_C < +125^{\circ}C$)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{rise} 1	Input rise time		100	ms
t_{fall}^{1}	Input fall time		100	ms

1. The input rise and fall parameter is guaranteed by characterization and is not tested.

INPUT RISE AND FALL TIMING:



AC Test Load or Equivalent





16

NOTE:

ORDERING INFORMATION

UT54ACS164646S



Notes:

- 1. Lead finish (A, C, or X) must be specified.
- 2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- 3. Prototype flow per Aeroflex Colorado Springs Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
- 4. Military Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, 25°C and 125°C. Radiation neither tested nor guaranteed.

UT54ACS164646S: SMD



Notes:

1. Lead finish (A, C, or X) must be specified.

2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).

3. Total dose radiation must be specified when ordering. QML-Q and QML-V are not available without radiation hardening.

Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced Hi-Rel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 **WEST COAST** Tel: 949-362-2260 Fax: 949-362-2266 Tel: 603-888-3975 Fax: 603-888-4585 CENTRAL

NORTHEAST

Tel: 719-594-8017 Fax: 719-594-8468

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.

Our passion for performance is defined by three

A passion for performance.

attributes represented by these three icons: solution-minded, performance-driven and customer-focused