

## TC74HC563AP/AF TC74HC573AP/AF/AFW

### Octal D-Type Latch with 3-State Output

#### TC74HC563A Inverted

#### TC74HC573A Non-Inverting

The TC74HC563A and TC74HC573A are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C<sup>2</sup>MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and output enable input ( $\overline{OE}$ ).


When the  $\overline{OE}$  input is high, the eight outputs are in a high impedance state.

The TC74HC563A has inverting outputs, and TC74HC573A has non-inverting outputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### Features


- High Speed:  $t_{pd} = 13\text{ns}$  (Typ.) at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 4\mu\text{A}$ (Max.) at  $T_a = 25^\circ\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\%$   $V_{CC}$  (Min)
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance:  $|I_{OHL}| = |I_{OL}| = 4\text{mA}$ (Min.)
- Balanced Propagation Delays:  $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range:  $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS563/573



TC74HC563A



TC74HC573A



### Pin Assignment

### Truth Table


Inputs			Outputs	
$\overline{OE}$	LE	D	$Q(\text{HC573A})$	$\overline{Q}(\text{HC563A})$
H	X	X	Z	Z
L	L	X	$Q_n$	$\overline{Q}_n$
L	H	L	L	H
L	H	H	H	L

X: Don't Care


Z: High Impedance

$Q_n(\overline{Q}_n)$ :  $Q(Q)$  outputs are latched at the time when the input is taken to a low logic level.

TC74HC563A




TC74HC573A




IEC Logic Symbol

TC74HC563A



TC74HC573A



Logic Diagram

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	mA
DC Output Current	I <sub>OUT</sub>	±35	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±75	mA
Power Dissipation	P <sub>D</sub>	500(DIP)*/180(MFP)	mW
Storage Temperature	T <sub>STG</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

**Recommended Operating Conditions**

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	2 ~ 6	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0~1000(V <sub>CC</sub> = 2.0V) 0 ~ 500(V <sub>CC</sub> = 4.5V) 0 ~ 400(V <sub>CC</sub> = 6.0V)	ns

**DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V <sub>CC</sub>	Min.	Typ.	Max.	Min.	
High-Level Input Voltage	V <sub>IH</sub>	—	2.0	1.5	—	—	1.5	V
			4.5	3.15	—	—	3.15	
			6.0	4.2	—	—	4.2	
Low-Level Input Voltage	V <sub>IL</sub>	—	2.0	—	—	0.5	—	V
			4.5	—	—	1.35	—	
			6.0	—	—	1.8	—	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9	2.0	—	V
				4.5	4.4	4.5	—	
				6.0	5.9	6.0	—	
			I <sub>OH</sub> = -6 mA I <sub>OH</sub> = -7.8mA	4.5	4.18	4.31	—	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20μA	2.0	—	0.0	0.1	V
				4.5	—	0.0	0.1	
				6.0	—	0.0	0.1	
			I <sub>OL</sub> = 6 mA I <sub>OL</sub> = 7.8mA	4.5	—	0.17	0.26	
3-State Output Off-State Current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	6.0	—	—	±0.5	—	μA
			6.0	—	—	±0.1	—	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	±0.1	—	±1.0
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	4.0	—	40.0

**Timing Requirements (Input t<sub>r</sub> = t<sub>f</sub> = 6ns)**

Parameter	Symbol	Test Condition	Ta = 25°C			Unit
			V <sub>CC</sub>	Typ.	Limit	
Minimum Pulse Width (LE)	t <sub>W(H)</sub> t <sub>W(L)</sub>	—	2.0	—	75	ns
			4.5	—	15	
			6.0	—	13	
Minimum Setup Time (Data)	t <sub>s</sub>	—	2.0	—	50	ns
			4.5	—	10	
			6.0	—	9	
Minimum Removal Time (Data)	t <sub>h</sub>	—	2.0	—	5	ns
			4.5	—	5	
			6.0	—	5	

**AC Electrical Characteristics (C<sub>L</sub> = 50pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)**

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit		
			CL	V <sub>CC</sub>	Min.	Typ.	Max.			
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>	—	50	2.0	—	20	60	ns		
				4.5	—	6	12			
				6.0	—	5	10			
Propagation Delay Time (LE-Q, Q̄)	t <sub>PLH</sub>	—	50	2.0	—	50	115	ns		
				4.5	—	15	23			
	t <sub>PHL</sub>			6.0	—	13	20			
	150		2.0	—	60	155				
Propagation Delay Time (D-Q, Q̄)			t <sub>DLH</sub>			4.5	—	20	31	ns
						6.0	—	17	26	
	t <sub>DHL</sub>		50	2.0	—	42	110			
				4.5	—	14	22			
Output Enable Time	t <sub>PZL</sub>	R <sub>L</sub> = 1k Ω	50	6.0	—	12	19	ns		
				2.0	—	55	140			
	t <sub>PZH</sub>		150	4.5	—	17	28			
				6.0	—	14	24			
Output Disable Time	t <sub>PLZ</sub> t <sub>PHZ</sub>	R <sub>L</sub> = 1k Ω	50	2.0	—	66	180	ns		
				4.5	—	22	36			
				6.0	—	19	31			
Input Capacitance	C <sub>IN</sub>	—	—	2.0	—	40	125	pF		
				4.5	—	17	25			
				6.0	—	15	21			
Output Capacitance	C <sub>OUT</sub>	—	—	2.0	—	10	—	pF		
				4.5	—	—	—			
Power Dissipation Capacitance	C <sub>PD(1)</sub>	TC74HC563A			—	49	—	—		
		TC74HC573A			—	51	—			

Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{oppt})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per Latch})$$

And the total C<sub>PD</sub> when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 33 + 16 \cdot n \text{ (TC74HC563A)}$$

$$C_{PD}(\text{total}) = 33 + 18 \cdot n \text{ (TC74HC573A)}$$