
- **Member of the Texas Instruments** Widebus™ Family
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **DOC™** (Dynamic Output Control) Circuit **Dynamically Changes Output Impedance. Resulting in Noise Reduction Without Speed Degradation**
- **Less Than 2-ns Maximum Propagation** Delay at 2.5-V and 3.3-V V<sub>CC</sub>
- **Dynamic Drive Capability Is Equivalent to** Standard Outputs With IOH and IOI of  $\pm$ 24 mA at 2.5-V V<sub>CC</sub>

- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- Ioff Feature Supports Partial Power-Down Mode Operation
- **Bus Hold on Data Inputs Eliminates the** Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

#### description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OI}$  vs  $I_{OI}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 16-bit buffer/driver is operational at 1.2-V to 3.6-V V<sub>CC</sub>, but designed specifically for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74AVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.

## WITH 3-STATE OUTPUTS

SCES150A - DECEMBER 1998 - REVISED MARCH 1999

#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74AVCH16244 is characterized for operation from -40°C to 85°C.

#### terminal assignments

### DGG OR DGV PACKAGE (TOP VIEW)

	1		_			
10E	Ц	1	U	48	þ	20E
1Y1		2		47	þ	1A1
1Y2		3		46	þ	1 <b>A</b> 2
GND	q	4		45	þ	GND
1Y3	Ц	5		44	D	1 <b>A</b> 3
1Y4		6				1 <b>A</b> 4
$V_{CC}$		7				$v_{\text{cc}}$
2Y1		8				2A1
2Y2		9				2 <b>A</b> 2
GND		10				GND
2Y3		11				2 <b>A</b> 3
2Y4		12				2 <b>A</b> 4
3Y1		13				3 <b>A</b> 1
3Y2		14				3 <b>A</b> 2
GND	_	15				GND
3Y3		16				3 <b>A</b> 3
3Y4					_	3 <b>A</b> 4
$V_{CC}$		18				$v_{\text{cc}}$
4Y1		19			_	4A1
4Y2		20				4 <b>A</b> 2
GND	=	21				GND
4Y3		22			_	4 <b>A</b> 3
4Y4	=	23			_	4 <u>A4</u>
4 <u>0E</u>	Ц	24		25	μ	3 <u>0E</u>
					•	

#### **FUNCTION TABLE** (each 4-bit buffer)

INPU	JTS	OUTPUT
ŌĒ	Α	Υ
L	L	L
L	Н	Н
Н	Х	Z


# PRODUCT PREVIEW


### logic symbol†


10E 20E 30E 40E	1 48 25 24	EN1 EN2 EN3 EN4				
1A1	47		1	1 ▽	2	1Y1
1A2	46		•	. •	3	1Y2
1A3	44	┢			5	1Y3
1A4	43				6	1Y4
2A1	41		1	2 ▽	8	2Y1
2A2	40	┢			9	2Y2
2A3	_38				11	2Y3
2A4	37				12	2Y4
3A1	36		1	3 ▽	13	3Y1
3A2	35	$\vdash$			14	311 3Y2
3A3	33				16	312 3Y3
3A4	32				17	3Y4
4A1	30		1	4 ▽	19	4Y1
4A2	29	 <u> </u>	•	. •	20	411 4Y2
4A2 4A3	27	<b> </b>			22	412 4Y3
4A3	26				23	413 4Y4
7/14						714


<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)









#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub>	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	89°C/W
DGV package	93°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



# PRODUCT PREVIEW

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	v	
VCC	Supply voltage	Data retention only	1.2		\ \ \	
		$V_{CC} = 1.2 \text{ V}$	Vcc			
	Lligh level innut valtage	V <sub>CC</sub> = 1.65 V to 1.95 V			· ,	
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		٧	
		V <sub>CC</sub> = 3 V to 3.6 V	2			
		V <sub>CC</sub> = 1.2 V		GND		
v	Landard Sandard Name	V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	] ,	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	٧	
		V <sub>CC</sub> = 3 V to 3.6 V		0.8		
٧ <sub>I</sub>	Input voltage	•	0	3.6	V	
V/ -	Outrot veltere	Active state	0	Vcc	V	
VO	Output voltage	3-state	0	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V		-4		
lohs	Static high-level output current <sup>†</sup>	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	mA	
		V <sub>CC</sub> = 3 V to 3.6 V		-12		
		V <sub>CC</sub> = 1.65 V to 1.95 V		4		
lols	Static low-level output current <sup>†</sup>	V <sub>CC</sub> = 2.3 V to 2.7 V		8	mA	
		V <sub>CC</sub> = 3 V to 3.6 V	12			
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.65 V to 3.6 V		5	ns/V	
T <sub>A</sub>	Operating free-air temperature	•	-40	85	°C	

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC*<sup>™</sup>) *Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN TYPT	MAX	UNIT		
		I <sub>OHS</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2				
V		$I_{OHS} = -4 \text{ mA}, \qquad V_{IH} = 1.07 \text{ V}$	1.65 V	1.2		l <sub>v</sub>		
VOH		$I_{OHS} = -8 \text{ mA}, \qquad V_{IH} = 1.7 \text{ V}$	2.3 V	1.75		\		
		$I_{OHS} = -12 \text{ mA}, \qquad V_{IH} = 2 \text{ V}$	3 V	2.3				
		I <sub>OLS</sub> = 100 μA	1.65 V to 3.6 V		0.2			
V		$I_{OLS} = 4 \text{ mA},$ $V_{IL} = 0.57 \text{ V}$	1.65 V		0.45	v		
V <sub>OL</sub>		$I_{OLS} = 8 \text{ mA}, \qquad \qquad V_{IL} = 0.7 \text{ V}$	2.3 V		0.55	\		
		$I_{OLS} = 12 \text{ mA}, \qquad \qquad V_{IL} = 0.8 \text{ V}$	3 V		0.7			
lį	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V		±2.5	μΑ		
		V <sub>I</sub> = 0.57 V	1.65 V	25				
I <sub>BHL</sub> ‡		V <sub>I</sub> = 0.7 V	2.3 V	45		μΑ		
		V <sub>I</sub> = 0.8 V	3 V	75				
		V <sub>I</sub> = 1.07 V	1.65 V	<i>–</i> 25				
IBHHS	}	V <sub>I</sub> = 1.7 V	2.3 V	<b>–</b> 45		μΑ		
		V <sub>I</sub> = 2 V	3 V	<del>-</del> 75				
			1.95 V	200				
<sup>I</sup> BHLC	<sub>&gt;</sub> ¶	$V_I = 0$ to $V_{CC}$	2.7 V	300		μΑ		
			3.6 V	500				
			1.95 V	-200				
Івнно	o <sup>#</sup>	$V_I = 0$ to $V_{CC}$	2.7 V	-300		μΑ		
			3.6 V	-500		1		
l <sub>off</sub>		V <sub>I</sub> = 0 or 3.6 V	0		±10	μΑ		
loz		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V		±10	μΑ		
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ		
	0		2.5 V					
^	Control inputs	LV V TO CMP	3.3 V			pF		
c <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V					
	Data inputs		3.3 V					
		V V CND	2.5 V					
Co	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			pF		

<sup>†</sup> Typical values are measured at T<sub>A</sub> = 25°C.

<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>¶</sup> An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup> An external driver must sink at least IBHHO to switch this node from high to low.


#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	1.2 V	V <sub>CC</sub> =		V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> =		V <sub>CC</sub> =		UNIT
	(1141 01)	(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	Α	Υ						3.2		1.9	0.7	1.7	ns
t <sub>en</sub>	Œ	Y					2.7	6.7	2.05	3.89	1.3	3.1	ns
<sup>t</sup> dis	ŌE	Y					3.09	6.15	1.91	3.7	2.2	3.74	ns

### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V	UNIT	
	Power dissipation	Outputs enabled	C <sub>I</sub> = 0. f = 10 MHz				pF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 0$ , $f = 10 \text{ MHz}$				рг

#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.2 V$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## PRODUCT PREVIEW

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms


## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.


Figure 4. Load Circuit and Voltage Waveforms


## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




TEST	S1
tpd	Open
tpLZ/tpZL	2×V <sub>CC</sub>
tPHZ/tPZH	GND







**PROPAGATION DELAY TIMES** 





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzi and tpzH are the same as ten.
- G. tplH and tpHL are the same as tod.


Figure 5. Load Circuit and Voltage Waveforms


#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$












PROPAGATION DELAY TIMES



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- The outputs are measured one at a time with one transition per measurement.
- tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd

Figure 6. Load Circuit and Voltage Waveforms

#### IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated