
								ı	REVISI	ONS										
LTR					[	DESCF	RIPTIO	N					DA	ATE (YI	R-MO-I	DA)		APPR	ROVED	1
А	Char	nges in	accord	dance w	rith NO	R 5962	2-R190-	-97.						97-0	)2-24		Mon	ica L. F	Poelking	)
В	Char	nges in	accord	dance w	rith NO	R 5962	2-R417-	-97.						97-0	)8-14		Mon	ica L. P	oelking	9
С	Upda	ate boil	erplate	and ap	pendix	A. Ed	itorial c	hanges	s throu	ghout	tmh			00-0	)5-31		Mon	ica L. P	oelking	3
	T	Г	Г	T		ı				T	T	Ι	Г	Г	T	1		T	Г	
REV																				
SHEET																				
SHEET REV	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C					
SHEET REV SHEET	C 15	C 16	C 17	18	19	C 20	21	22	23	24	25	26	27	28	29					
SHEET REV SHEET REV STATUS				18 REV	19		21 C	22 C	23 C	24 C	25 C	26 C	27 C	28 C	29 C	C 10	C C	C t2	C C	C C
SHEET REV SHEET REV STATUS OF SHEETS				18 REV SHE	19 ,	20	21	22	23	24	25	26	27	28	29	C 10	C 11	C 12	C 13	C 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE PRE Gary	19 EET PARED L. Gro	20 DBY ss	21 C	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	10	11 COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16 RD		18 REV SHE PRE Gary	19 EET PAREE	20 DBY ss	21 C	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	10	11 COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAN	15	16		18 REV SHE PRE Gary	19 EET PARED L. Gro	20 D BY sss	21 C	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	10	11 COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAN	15 NDAF	16		18 REV SHE PRE Gary CHE Thar	19 'EET PAREC L. Gro	20 D BY ss BY guyen	21 C	22 C	23 C	24 C	25 C 5	26 C 6	27 C 7	28 C 8	29 C 9	10	11 COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAN MICRO DRA  THIS DRAWIN FOR US DEPAR	NDAF OCIRCAWIN	RD CUIT G VAILAI	17	18 REV SHE PRE Gary CHE Than	19  EET  PAREE  L. Gro  CKED  th V. No	20 D BY ss BY guyen D BY	21 C	22 C	23 C	24 C 4	25 C 5	26 C 6	27 C 7 SE SI COL	28 C 8 UPPL UMBI	29 C 9 Y CE US, O	nter ohio RADI	ATIO	LUMB 6	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAN MICRO DRA  THIS DRAWIN FOR US	NDAF OCIRCA WIN NG IS A SE BY A RTMEN ICIES (	RD CUIT G VAILAI ALL ITS OF THE	17	18 REV SHE PRE Gary CHE Thar APF	19  ZET  PAREC  L. Gro  CKED  The V. No	20 D BY ss BY guyen D BY coelking	21 C 1	22 C 2	23 C	24 C 4 MIC HA PR	CROCRDEI	26 C 6	27 C 7 SE SI COL	28 C 8 UPPL UMBU	29 C 9 Y CE US, O	nter ohio RADI	ATIO	LUMB 6	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAN MICRO DRA  THIS DRAWIN FOR US DEPAR AND AGEN DEPARTMEN	NDAF OCIRO WIN NG IS A SE BY A RTMEN ICIES (	RD CUIT G VAILAI ALL ITS OF THE DEFEN	17	18 REV SHE PRE Gary CHE Thar APF Moni	19  PAREC L. Gro  CKED h V. No PROVEI ca L. P	20 D BY ss BY guyen D BY roelking APPRO	21 C 1	22 C 2	23 C	MIC HA MC	25 C 5 D CROC RDEI OGR	26 C 6	SE SI COLI	28 C 8 UPPL UMBI DIGIT S, SN E 4-B	29 C 9 Y CE US, O	nter ohio RADI	ATIO	LUMB 6	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STAN MICRO DRA  THIS DRAWIN FOR US DEPAR AND AGEN DEPARTMEN	NDAF OCIRCA WIN NG IS A SE BY A RTMEN ICIES (	RD CUIT G VAILAI ALL ITS OF THE DEFEN	17	18 REV SHE PRE Gary CHE Thar APF Moni	19  ZET  PAREC  L. Gro  CKED  The V. No	20 D BY ss BY guyen D BY coelking APPRO 96-0	21 C 1	22 C 2	23 C	MIC HA PR MC	CROCRDEI	26 C 6	27 C 7 SE SI COL	28 C 8 UPPL UMBI DIGIT S, S) E 4-B CON	29 C 9 Y CE US, O	nter PHIO RADI HRON DUN	ATIO	LUMB 6	US	

## 1. SCOPE

- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	40160B	Radiation hardened CMOS synchronous programmable 4-bit counter with asynchronous clear
02	40161B	Radiation hardened CMOS synchronous programmable 4-bit counter with asynchronous clear
03	40162B	Radiation hardened CMOS synchronous programmable 4-bit counter with synchronous clear
04	40163B	Radiation hardened CMOS synchronous programmable 4-bit counter with synchronous clear
05	40161BN	Radiation hardened CMOS synchronous programmable 4-bit counter with asynchronous clear with neutron irradiated die

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	CDIP2-T16	16	Dual-in-line package
Χ	CDFP4-F16	16	Flat package

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/2/3/	
Supply voltage range (V <sub>DD</sub> )	0.5 V dc to +20 V dc
Input voltage range	0.5 V dc to $V_{DD}$ + 0.5 Vdc
DC input current, any one input	±10 mA
Device dissipation per output transistor	100 mW
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case (θ <sub>JC</sub> ):	
Case E	24°C/W
Case X	29°C/W
Thermal resistance, junction-to-ambient ( $\theta_{JA}$ ):	
Case E	73°C/W
Case X	
Junction temperature (T <sub>J</sub> )	+175°C
Maximum power dissipation at $T_A = +125^{\circ}C$ (P <sub>D</sub> ): $4/$	
Case E	0.68 W
Case X	0.44 W
1.4 Recommended operating conditions.	
Supply voltage range (V <sub>DD</sub> )	
Case operating temperature range (T <sub>C</sub> )	55°C to +125°C
Input voltage (V <sub>IN</sub> )	
Output voltage (V <sub>OUT</sub> )	0 V to V <sub>DD</sub>
Radiation features:	5
Total dose	1 x 10° Rads (Si)
Single event phenomenon (SEP) effective	2
linear energy threshold, no upsets or latchup (see 4.4.4.4)	> 75 MEV/(cm²/mg) <u>5</u> /
Dose rate upset (20 ns pulse)	
Dose rate latch-up	> 2 x 10° Rads(Si)/s <u>5</u> /
Dose rate survivability	> 5 x 10 Rads(Si)/s <u>5</u> /
Neutron irradiated (device types 05)	> 1 x 10 " neutrons/cm"

1/	Stresses above the absolute maximum rating may cause permanent damage to the device.	Extended operation at the
	maximum levels may degrade performance and affect reliability.	

-55°C to +125°C unless otherwise noted.

If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on  $\theta_{JA}$ ) at the following rate:

Guaranteed by design or process but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ . The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

#### **SPECIFICATION**

#### DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

#### DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

#### **HANDBOOKS**

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
  - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to the document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth tables</u>. The truth tables shall be as specified on figure 2.
  - 3.2.4 Functional diagram. The functional diagram shall be as specified on figure 3.
  - 3.2.5 Radiation exposure circuit. The radiation test connections shall be as specified in table III.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 5

Test	Symbol	Conditions	Device	Group A	Lin	nits	Unit
I est	Symbol	-55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	type	Group A subgroups	Min	Max	Unit
Supply current	I <sub>DD</sub>	$V_{DD} = 5 V$ $V_{IN} = 0.0 V \text{ or } V_{DD}$	All	1, 3 <u>1</u> /		5.0	μΑ
		$V_{IN} = 0.0 \text{ V OI } V_{DD}$		2 <u>1</u> /		150	
		$V_{DD} = 10 \text{ V}$ $V_{IN} = 0.0 \text{ V or } V_{DD}$	All	1, 3 <u>1</u> /		10	
		V <sub>IN</sub> = 0.0 V OI V <sub>DD</sub>		2 <u>1</u> /		300	
		$V_{DD} = 15 \text{ V}$ $V_{IN} = 0.0 \text{ V or } V_{DD}$	All	1, 3 <u>1</u> /		10	
		VIN = 0.0 V OI VDD		2 <u>1</u> /		600	
		$V_{DD} = 20 \text{ V}, V_{IN} = 0.0 \text{ V or } V_{DD}$	All	1		10	
				2		1000	
		M, D, L, R <u>2</u> /	All	1		25	
		$V_{DD} = 18 \text{ V}, V_{IN} = 0.0 \text{ V or } V_{DD}$	All	3		10	
Low level output current (sink)	I <sub>OL</sub>	$V_{DD} = 5 V$ $V_{O} = 0.4 V$	All	1	0.53		mA
current (sink)		$V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /	0.36		- - -
				3 <u>1</u> /	0.64		
		$V_{DD} = 10 \text{ V} $ $V_{O} = 0.5 \text{ V}$	All	1	1.4		
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /	0.9		
				3 <u>1</u> /	1.6		
		$V_{DD} = 15 \text{ V}$ $V_{O} = 1.5 \text{ V}$	All	1	3.5		
		$V_O = 1.5 \text{ V}$ $V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /	2.4		
				3 <u>1</u> /	4.2		
High level output current (source)	Іон	$V_{DD} = 5 V$ $V_{O} = 4.6 V$	All	1		-0.53	mA
ouncin (oouloo)		$V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /		-0.36	
				3 <u>1</u> /		-0.64	
		$V_{DD} = 5 V$ $V_{O} = 2.5 V$	All	1		-1.8	
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /		-1.15	
				3 <u>1</u> /		-2.0	
		$V_{DD} = 10 \text{ V}$ $V_{O} = 9.5 \text{ V}$	All	1		-1.4	]
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /		-0.9	
				3 <u>1</u> /		-1.6	
		$V_{DD} = 15 \text{ V}$ $V_{O} = 13.5 \text{ V}$	All	1		-3.5	
		$V_{IN} = 0.0 \text{ V or } V_{DD}$		2 <u>1</u> /		-2.4	
				3 <u>1</u> /		-4.2	

See footnotes at end of table.

# STANDARD MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-96676
	REVISION LEVEL C	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.

T		Conditions			Lin	nits	
Test	Symbol	-55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Output voltage, high	V <sub>OH</sub>	$V_{DD} = 5 \text{ V}, \text{ no load } \underline{1}/$		1, 2, 3	4.95		V
		V <sub>DD</sub> = 10 V, no load <u>1</u> /		1, 2, 3	9.95		
		V <sub>DD</sub> = 15 V, no load <u>3</u> /		1, 2, 3	14.95		
Output voltage, low	V <sub>OL</sub>	$V_{DD} = 5 \text{ V}$ , no load $\underline{1}$ /	All	1, 2, 3		0.05	
		V <sub>DD</sub> = 10 V, no load <u>1</u> /		1, 2, 3		0.05	
		V <sub>DD</sub> = 15 V, no load		1, 2, 3		0.05	
Input voltage	V <sub>IL</sub>	V <sub>DD</sub> = 5 V V <sub>OH</sub> > 4.5 V, V <sub>OL</sub> < 0.5 V	All	1, 2, 3		1.5	V
		$V_{DD} = 10 \text{ V}$ $V_{OH} > 9.0 \text{ V}, V_{OL} < 1.0 \text{ V} $ 1/		1, 2, 3		3	
		$V_{DD} = 15 \text{ V}$ $V_{OH} > 13.5 \text{ V}, V_{OL} < 1.5 \text{ V}$		1, 2, 3		4	
	V <sub>IH</sub>	$V_{DD} = 5 \text{ V}$ $V_{OH} > 4.5 \text{ V}, V_{OL} < 0.5 \text{ V}$	All	1, 2, 3	3.5		
		$V_{DD} = 10 \text{ V}$ $V_{OH} > 9.0 \text{ V}, V_{OL} < 1.0 \text{ V}$ 1/		1, 2, 3	7		
		V <sub>DD</sub> = 15 V V <sub>OH</sub> > 13.5 V, V <sub>OL</sub> < 1.5 V		1, 2, 3	11		
Input leakage current,	I <sub>IL</sub>	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20 \text{ V}$	All	1	-100		nA
low		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20 \text{ V}$		2	-1000		
		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 18 \text{ V}$		3	-100		
Input leakage current,	I <sub>IH</sub>	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20 \text{ V}$	All	1		100	
high		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20 \text{ V}$		2		1000	
		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 18 \text{ V}$		3		100	
N threshold voltage	$V_{NTH}$	$V_{DD} = 10 \text{ V}, I_{SS} = -10 \mu\text{A}$	All	1	-0.7	-2.8	V
		M, D, L, R <u>2</u> /	All	1	-0.2	-2.8	
N threshold voltage, delta	$\Delta V_{NTH}$	V <sub>DD</sub> = 10 V, I <sub>SS</sub> = -10 μA, M, D, L, R <u>2</u> /	All	1		±1.0	
P threshold voltage	V <sub>PTH</sub>	$V_{SS} = 0.0 \text{ V}, I_{DD} = 10 \mu\text{A}$	All	1	0.7	2.8	
		M, D, L, R <u>2</u> /	All	1	0.2	2.8	1
P threshold voltage, delta	$\Delta V_{PTH}$	$V_{SS} = 0.0 \text{ V}, I_{DD} = 10 \mu\text{A}$ M, D, L, R $\frac{2}{}$	All	1		±1.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Tool	Currente el	Conditions	Davisa	Craus A	Lir	nits	l lmi4
Test	Symbol	-55°C ≤ T <sub>C</sub> ≤ +125°C unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Functional tests		$V_{DD} = 2.8 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	7	V <sub>OH</sub> >	V <sub>OL</sub> <	٧
		$V_{DD} = 20 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		7	V <sub>DD</sub> /2	V <sub>DD</sub> /2	
		$V_{DD} = 18 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	8A			
		M, D, L, R <u>2</u> /	All	7			
		$V_{DD} = 3.0 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	8B			
		M, D, L, R <u>2</u> /	All	7			
Propagation delay time,	t <sub>PHL1</sub> ,	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		400	ns
clock to Q	t <sub>PLH1</sub> <u>4</u> /			10, 11		540	
		M, D, L, R <u>2</u> /		9		540	
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		160	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		120	
Propagation delay time,	t <sub>PHL2</sub> ,	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		450	ns
clock to C out	t <sub>PLH2</sub> <u>4</u> /			10, 11		608	
		M, D, L, R <u>2</u> /		9		608	
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		190	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		140	
Propagation delay time,	t <sub>PHL3</sub> ,	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		250	ns
TE to C out	t <sub>PLH3</sub> <u>4</u> /			10, 11		338	
		M, D, L, R <u>2</u> /		9		338	
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		110	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		80	
Propagation delay time,	t <sub>PHL4</sub> <u>4</u> /	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	01,02,	9		500	ns
CLEAR to Q			05	10, 11		675	
		M, D, L, R <u>2</u> /		9		675	
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		220	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		160	1
Transition time	t <sub>THL</sub> ,	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		200	ns
	t <sub>TLH</sub> <u>4</u> /			10, 11		270	1
		V <sub>DD</sub> = 10 V, V <sub>IN</sub> = V <sub>DD</sub> or GND		9 <u>1</u> /		100	1
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /		80	1

See footnotes at end of table.

STANDARD				
MICROCIRCUIT DRAWING				

SIZE <b>A</b>		5962-96676
	REVISION LEVEL C	SHEET 8

TABLE I. <u>Electrical performance characteristics</u> - Continued.

		Conditions			Lir	nits	
Test	Symbol	$-55$ °C ≤ $T_C$ ≤ +125°C unless otherwise specified	Device type	Group A subgroups	Min	Max	Unit
Maximum clock input	FCL <u>4</u> /	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9	2		MHz
frequency				10, 11	1.48		
		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /	5.5		
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9 <u>1</u> /	8		
Clock rise and fall	t <sub>RCL</sub> ,	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		200	μs
time	t <sub>FCL</sub> <u>1</u> / <u>4</u> / <u>5</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		70	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		15	
Minimum data hold time,	t <sub>H</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		0	ns
clock operation	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		0	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		0	
Minimum clock pulse	t <sub>W</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		170	ns
width, clock operation	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		70	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		50	
Minimum setup time,	t <sub>S</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		240	ns
data to clock	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		90	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		60	
Minimum setup time,	t <sub>s</sub> <u>1</u> / <u>4</u> /	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		240	ns
LOAD to clock		$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		90	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		60	
Minimum setup time, PE	t <sub>S</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	All	9		340	ns
to TE to clock	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		140	1
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		100	
Minimum CLEAR pulse	t <sub>W</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	01,02,	9		170	ns
width	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	05	9		70	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		50	
Minimum setup time,	t <sub>S</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	03,04	9		340	ns
CLEAR to clock	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		140	1
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		100	
Minimum hold time,	t <sub>H</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	03,04	9		0	ns
CLEAR to clock	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	1	9		0	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$		9		0	
Minimum CLEAR removal	t <sub>REM</sub>	$V_{DD} = 5 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	01,02,	9		200	ns
time	<u>1</u> / <u>4</u> /	$V_{DD} = 10 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	05	9		100	
		$V_{DD} = 15 \text{ V}, V_{IN} = V_{DD} \text{ or GND}$	=	9		70	1

<sup>1/</sup> These tests are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which affect these characteristics.

<sup>5/</sup> If more than one unit is cascaded, t<sub>RCL</sub> should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 9

<sup>2/</sup> Devices supplied to this drawing will meet all levels M, D, L, R of irradiation. However, this device is only tested at the 'R' level. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.

<sup>3/</sup> For accuracy, voltage is measured differentially to V<sub>DD</sub>. Limit is 0.050 V Max.

 $<sup>\</sup>underline{4}/~C_L$  = 50 pF,  $R_L$  = 200  $k\Omega,$  input  $T_R,\,T_F$  < 20ns.

STANDARD	SIZE		
MICROCIRCUIT DRAWING	A		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10

Device types	All			
Case outlines	E and X			
Terminal number	Terminal symbol			
1	CLEAR			
2	CLOCK			
3	P1			
4	P2			
5	P3			
6	P4			
7	PE			
8	$V_{SS}$			
9	LOAD			
10	TE			
11	Q4			
12	Q3			
13	Q2			
14	Q1			
15	CARRY OUT			
16	$V_{DD}$			

FIGURE 1. <u>Terminal connections</u>.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 11

CLOCK	CLEAR	LOAD	PE	TE	OPERATION
_/////	1	0	Х	Х	Preset
_/////	1	1	0	Х	NC
_/////	1	1	X	0	NC
_/////	1	1	1	1	Count
Х	0	Х	Х	Х	Reset (devices 01,02,05)
_/////	0	Х	Х	Х	Reset (devices 03 and 04)
711111	1	Х	Х	Х	NC (devices 03 and 04)

NOTE: 1 = high level, 0 = low level; X = "don't care"; NC = "no change".

FIGURE 2. Truth table.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 12



NOTE: All inputs are protected by CMOS protection network.

FIGURE 3. Logic diagram for device types 01 and 03 BCD decade counters.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13



NOTE: All inputs are protected by CMOS protection network.

FIGURE 3. Logic diagram for device types 02, 04 and 05 binary counters.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 14

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

## 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-PRF-385	ance with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroup 1 and 7.

2/ PDA applies to subgroups 1, 7, 9 and deltas.

3/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see Table I).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 15

Table IIB. Burn-in and operating life test Delta parameters (+25°C)

Parameter	Symbol	Delta Limits
Supply current	I <sub>DD</sub>	±1.0 μA
Output current (sink) V <sub>DD</sub> = 5.0 V	l <sub>OL</sub>	±20%
Output current (source) V <sub>DD</sub> = 5.0 V, V <sub>OUT</sub> = 4.6 V	Іон	±20%

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535. End-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at +25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Neutron irradiation</u>. Neutron irradiation for device types 03 and 04 shall be conducted in wafer form using a neutron fluence of approximately 1 x 10<sup>14</sup> neutrons/cm<sup>2</sup>.
- 4.4.4.3 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.4 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.4 herein).
  - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
  - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 16

- 4.4.4.5 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects is allowed.
  - b. The fluence shall be  $\geq 100$  errors or  $\geq 10^6$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be  $\geq$  20 microns in silicon.
  - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
  - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
  - g. Test four devices with zero failures.

Table III. Irradiation test connections. 1/

Open	Ground	V <sub>DD</sub> = 10 V <u>+</u> 0.5 V
11,12,13,14,15	8	1,2,3,4,5,6,7,9,10,16

- 1/ Each pin except V<sub>DD</sub> and GND will have a series resistor of 47KΩ ±5%, for irradiation testing.
- 4.5 Methods of inspection. Methods of inspection shall be as specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 17

- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA upset levels.
  - b. Test conditions (SEP).
  - c. Number of upsets (SEP).
  - d. Number of transients (SEP).
  - e. Occurrence of latchup (SEP).


STANDARD		
MICROCIRCUIT DRAWING		

SIZE <b>A</b>		5962-96676
	REVISION LEVEL C	SHEET 18

#### 10. SCOPE

10.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

10.2 PIN. The PIN shall be as shown in the following example:



10.2.1 RHA designator. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

10.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	40160B	Radiation hardened CMOS synchronous programmable 4-bit counter with asynchronous clear
02	40161B	Radiation hardened CMOS synchronous programmable 4-bit counter with asynchronous clear
03	40162B	Radiation hardened CMOS synchronous programmable 4-bit counter with synchronous clear
04	40163B	Radiation hardened CMOS synchronous programmable 4-bit counter with synchronous clear
05	40161BN	Radiation hardened CMOS synchronous programmable 4-bit counter with asynchronous clear with neutron irradiated die

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 19

## 10.2.3 Device class designator.

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to the die requirements of MIL-PRF-38535.

10.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

## 10.2.4.1 Die Physical dimensions.

<u>Die Types</u>	<u>Figure number</u>
01	A-1
02, 05	A-2
03	A-3
04	A-4

# 10.2.4.2 Die Bonding pad locations and Electrical functions.

<u>Die Types</u>	<u>Figure number</u>
01	A-1
02, 05	A-2
03	A-3
04	A-4

## 10.2.4.3 Interface Materials.

<u>Die Types</u>	<u>Figure number</u>
01	A-1
02, 05	A-2
03	A-3
04	A-4

## 10.2.4.4 Assembly related information.

01	A-1
02, 05	A-2
03	A-3
04	A-4

- 10.3 Absolute maximum ratings. See paragraph 1.3 within the body of this drawing for details.
- 10.4 Recommended operating conditions. See paragraph 1.4 within the body of this drawing for details.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 20

#### 20. APPLICABLE DOCUMENTS

20.1 <u>Government specifications, standards, bulletin, and handbooks</u>. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

#### **SPECIFICATION**

**MILITARY** 

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

**STANDARDS** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

**HANDBOOK** 

**MILITARY** 

MIL-HDBK-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

20.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 30. REQUIREMENTS

- 30.1 <u>Item Requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit or function as described herein.
- 30.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
- 30.2.1 <u>Die Physical dimensions</u>. The die physical dimensions shall be as specified in 10.2.4.1 and on figures A-1, A-2, A-3, and A-4.
- 30.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in 10.2.4.2 and on figures A-1, A-2, A-3, and A-4.
- 30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.4.3 and on figures A-1, A-2, A-3, and A-4.
- 30.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in 10.2.4.4 and figures A-1, A-2, A-3, and A-4.
  - 30.2.5 Truth table(s). The truth table(s) shall be as defined within paragraph 3.2.3 of the body of this document.
- 30.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined within paragraph 3.2.4 of the body of this document.
- 30.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.
- 30.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 21

- 30.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in 10.2 herein. The certification mark shall be a "QM" or "Q" as required by MIL-PRF-38535.
- 30.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- 30.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

#### 40. QUALITY ASSURANCE PROVISIONS

- 40.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.
- 40.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:
  - a) Wafer Lot acceptance for Class V product using the criteria defined within MIL-STD-883 TM 5007.
  - b) 100% wafer probe (see paragraph 30.4).
  - c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 TM2010 or the alternate procedures allowed within MIL-STD-883 TM5004.

## 40.3 Conformance inspection.

40.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see 30.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified within paragraphs 4.4.4.1, 4.4.4.2, 4.4.4.3, 4.4.4.4 and 4.4.4.5.

## 50. DIE CARRIER

50.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

## 60. NOTES

- 60.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.
- 60.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614)-692-0525.
- 60.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined with MIL-PRF-38535 and MIL-STD-1331.
- 60.4 <u>Sources of Supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see 30.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 22


# FIGURE A-1

## o DIE PHYSICAL DIMENSIONS

Die Size: 2108 x 2769 microns.

Die Thickness: 20 +/-1 mils.

# o DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



NOTE: Pad numbers reflect terminal numbers when placed in Case Outlines E, X (see Figure 1).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 23

o INTERFACE MATERIALS

Top Metallization: ΑI 11.0kA - 14.0kA

Backside Metallization: None.

Glassivation

**PSG** 

Type: Thickness: 10.4kA - 15.6kA

Single crystal silicon. Substrate:

o ASSEMBLY RELATED INFORMATION

Substrate Potential: Floating or tied to VDD.

Special assembly

Bond pad #16 (VDD) first. instructions:

STANDARD	
MICROCIRCUIT DRAWING	

SIZE <b>A</b>		5962-96	676
	REVISION LEVEL C	SHEET	24


# FIGURE A-2

## o DIE PHYSICAL DIMENSIONS

2108 x 2769 microns. Die Size:

Die Thickness: 20 +/-1 mils.

# o DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



NOTE: Pad numbers reflect terminal numbers when placed in Case Outlines E, X (see Figure 1).

MICKOCIKOCII BIKAWIIIO	^	
MICROCIRCUIT DRAWING	Δ	
STANDARD	SIZE	

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

A		5962-96676	
	REVISION LEVEL	SHEET 25	

25

o INTERFACE MATERIALS

Top Metallization: ΑI 11.0kA - 14.0kA

Backside Metallization: None.

Glassivation

Type: Thickness: **PSG** 

10.4kA - 15.6kA

Single crystal silicon. Substrate:

o ASSEMBLY RELATED INFORMATION

Substrate Potential: Floating or tied to VDD.

Special assembly

Bond pad #16 (VDD) first. instructions:

STANDARD		
MICROCIRCUIT DRAWING		

SIZE <b>A</b>		5962-96676
	REVISION LEVEL C	SHEET 26


# FIGURE A-3

## o DIE PHYSICAL DIMENSIONS

Die Size: 2108 x 2769 microns.

Die Thickness: 20 +/-1 mils.

# o DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



NOTE: Pad numbers reflect terminal numbers when placed in Case Outlines E, X (see Figure 1).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96676
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 27

o INTERFACE MATERIALS

Top Metallization: ΑI 11.0kA - 14.0kA

Backside Metallization: None.

Glassivation

Type: Thickness: **PSG** 

10.4kA - 15.6kA

Single crystal silicon. Substrate:

o ASSEMBLY RELATED INFORMATION

Substrate Potential: Floating or tied to VDD.

Special assembly

Bond pad #16 (VDD) first. instructions:

STANDARD		
MICROCIRCUIT DRAWING		

SIZE <b>A</b>		5962-96676
	REVISION LEVEL C	SHEET 28


# FIGURE A-4

## o DIE PHYSICAL DIMENSIONS

Die Size: 2108 x 2769 microns.

Die Thickness: 20 +/-1 mils.

# o DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



NOTE: Pad numbers reflect terminal numbers when placed in Case Outlines E, X (see Figure 1).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>	
SEEENISE SUBDI V CENTED COLUMBUS		

Α		5962-96676
	REVISION LEVEL C	SHEET 29

o INTERFACE MATERIALS

Top Metallization: ΑI 11.0kA - 14.0kA

Backside Metallization: None.

Glassivation

Type: Thickness: **PSG** 

10.4kA - 15.6kA

Single crystal silicon. Substrate:

o ASSEMBLY RELATED INFORMATION

Substrate Potential: Floating or tied to VDD.

Special assembly

Bond pad #16 (VDD) first. instructions:

STANDARD		
MICROCIRCUIT DRAWING		

SIZE <b>A</b>		5962-96676
	REVISION LEVEL C	SHEET 30

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 00-05-31

Approved sources of supply for SMD 5962-96676 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9667601VEC	34371	CD40160BDMSR
5962R9667601VXC	34371	CD40160BKMSR
5962R9667601V9A	34371	CD40160BHSR
5962R9667602VEC	34371	CD40161BDMSR
5962R9667602VXC	34371	CD40161BKMSR
5962R9667602V9A	34371	CD40161BHSR
5962R9667603VEC	34371	CD40162BDMSR
5962R9667603VXC	34371	CD40162BKMSR
5962R9667603V9A	34371	CD40162BHSR
5962R9667604VEC	34371	CD40163BDMSR
5962R9667604VXC	34371	CD40163BKMSR
5962R9667604V9A	34371	CD40163BHSR
5962R9667605VEC	34371	CD40161BDNSR
5962R9667605VXC	34371	CD40161BKNSR
5962R9667605V9A	34371	CD40161BHNSR

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 34371 Vendor name <u>and address</u> Intersil Corporation P.O. Box 883 Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.