
### DESCRIPTION


This monolithic dual J- $\bar{K}$  edge-triggered flip-flop features individual J,  $\bar{K}$ , clock, preset, and clear inputs. A low level at preset or clear sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and  $\bar{K}$  inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the J and  $\bar{K}$  inputs may be changed without affecting the levels at the outputs.

The J and  $\bar{K}$  data inputs simplify hardware design as a D-type flip-flop can be implemented by simply tying the J and  $\bar{K}$  inputs together.

#### LOGIC DIAGRAM (1/2)



#### PIN-OUT DIAGRAM



# FUNCTION TABLE (EACH FLIP-FLOP)

	OUTPUTS					
PRESET	CLEAR	CLOCK	J	ĸ_	a	ā
		Х	х	×	н	۲
<b>Н</b>	L	X	Х	X	L	н
L.	L	х	X	×	] H*	H.
lн	н	1	L	L	L	н
н	н	1	н	L	TOG	GLE
н	н	t	L	н	I գր	$\bar{\alpha}_0$
Н	н	†	н	н	H	Ľ
] н	н	L	X	×	o₀	$\bar{a}^0$

H = high level (steady state)

L = low level (steady state)

X = irrelevant

† = transition from low to high level

 $\mathbf{Q_0} = \text{the level of } \mathbf{Q} \text{ before the indicated steady-state input conditions}$  were established

TOGGLE: each output changes to the complement of its previous level on each 1 clock transition.

\*This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

Basemmended Operating Conditions

ecommended Operating Conditions		9LS/54LS			9LS/74LS			Unit
		Min	Nom	Max	Min	Nom	Max	Onit
C. I. Alama V.		4.5	5	5.5	4.75	5	5.25	V
Supply voltage, V <sub>CC</sub>	High logic level			20			20	
Normalized fan-out from each output, N	Low logic level			10			20	
Clock frequency, f <sub>clock</sub>	0		30	0		30	MH:	
Width of clock pulse, tw(clock) (High)	17	<b> </b>	ļ	17_	<del> </del>	<del> </del>	ns	
Width of preset pulse, tw(preset) (Low)	15	<u> </u>		15				
Width of clear pulse, tw(clear) (Low)		15	<u> </u>	<u> </u>	15	<u> </u>	<u> </u>	ns
Input setup time t <sub>setup</sub>		15	<u> </u>		15	<b> </b>	ļ	ns
Input hold time, thold		0_	<del> </del>	<del> </del>	0_	ļ	<del>  70</del>	°C
Operating free-air temperature, To		_55	<u> </u>	125	0	<u> </u>	70	ب

testup is the minimum time required for the correct logic level to be present at the J or K input prior to the rising edge of the clock in order to be recognized and transferred to the outputs.

thold is the minimum time required for the logic level to be maintained at the J or K input after the clock transition in order to insure recognition. This device requires no hold time.



Electrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otl

Parameter		Test Conditions*				9LS/54LS			9LS/74LS			
					Min	Typ**		Min	Typ**		Unit	
V <sub>IH</sub>					2	1.75		<del> </del>	יאף -	Max		
VIL						<del> </del>	<del> </del>	2	ļ.,		V	
V <sub>1</sub>		V <sub>CC</sub> =MIN,	l.=-19m Λ				0.7		<u> </u>	0.8	V	
		V <sub>CC</sub> =MIN,	1 7011A				-1.5	<u> </u>	<u> </u>	~1.5	$\nabla$	
′он		V <sub>IL</sub> =V <sub>IL</sub> max,	, I <sub>OH</sub> =-400μA		2.5	3.4		2.7	3.4		V	
OL.		V <sub>CC</sub> =MIN,		I <sub>OL</sub> =4mA		0.25	0.4		0.25	0.4	<del>                                     </del>	
<del>- 1.</del>	or $\overline{K}$	V <sub>IL</sub> =V <sub>IL</sub> max		I <sub>OL</sub> =8mA					0.35	0.5	\	
		1/ 4443/					0.1			0.1		
	ock or presen	V <sub>CC</sub> =MAX,	V <sub>1</sub> =5.5V				0.2			0.2	m.A	
	lear						0.4			0.4	1	
-	or K						20			20		
_	ock or preset	V <sub>CC</sub> =MAX,	V <sub>I</sub> =2.7∨				40			40	μA	
CI	еаг						80			80	<b>,</b> ~~ `	
10	or K		_				-0.4			-0.4		
L clo	ock or preset	V <sub>CC</sub> =MAX,	V₁=0.4V				-0.8			-0.4	^	
CI	ear						-1.6				m.A	
os†		V <sub>CC</sub> =MAX			-15		-100	45		-1.6		
c††		V <sub>CC</sub> =MAX,			+	4	8	-15		-100	mA	
						- +	0 1		4	8	m/	

<sup>\*</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

\*\*All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

†Not more than one output should be shorted at a time.

## Switching Characteristics, V<sub>cc</sub> = 5V Over Recommended Free-Air Temperature Range

Parameter M		-55°C			+25°C			+125°C				
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
Test Co	Test Conditions: $C_L = 15pF$ , $R_L = 2k\Omega$ (See Figure A on page 2-174)											
t <sub>PLH</sub>			12	18		10	15		16	23	ns	
tpHL	CK Low		22	29		12	18		21	28	ns	
TPHL	CK High		29	39		16	24		27	38		
t <sub>PLH</sub>			13	20		12	18		13	20	ns	
t <sub>PHL</sub>			17	27		14	22		15	24	ns	
Test Co	onditions: C <sub>L</sub>	= 50pF,	, A <sub>L</sub> = 2	kΩ (See	Figure A	on page	2-174)					
<sup>t</sup> PLH	<u></u>		16	22		13	19		19	26	ns	
tour	CK Low		26	33		21	27		24	31	ns	
<sup>t</sup> PHL	CK High		33	44		29	38		30	41	ns	
t <sub>PLH</sub>			17	24		15	22		16	25	ns	
tpHL			22	31		18	26		19	29	ns	

t<sub>setup</sub> is the minimum time required for the correct logic level to be present at the J or K input prior to the rising edge of the clock in order to be recognized and transferred to the outputs.

Note: AC specification shown under -55°C and +125°C are for 9LS devices only. All 50pF specifications are for 9LS only.



<sup>††</sup> ICC is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5V.

thold is the minimum time required for the logic level to be maintained at the J or K input after the clock transition in order to insure recognition. This device requires no hold time.