

SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176A – MARCH 1984 – REVISED JANUARY 1996

- Inputs Are TTL-Voltage Compatible
- High-Current 3-State Outputs Drive Bus Lines Directly or up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HCT573A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HCT573A is characterized for operation from -40°C to 85°C .

SN54HCT573A ... J OR W PACKAGE
SN74HCT573A ... DW OR N PACKAGE
(TOP VIEW)



SN54HCT573A ... FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated

5-465

SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCLS176A - MARCH 1984 - REVISED JANUARY 1996

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package	1.6 W
..... N package	1.3 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN54HCT573A, SN74HCT573A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCLS176A - MARCH 1984 - REVISED JANUARY 1996

recommended operating conditions

		SN54HCT573A			SN74HCT573A			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			2			V	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			0			0.8	
V_I	Input voltage	0			V_{CC}			V	
V_O	Output voltage	0			V_{CC}			V	
t_t	Input transition (rise and fall) time	500			0			500	
T_A	Operating free-air temperature	-55			125			-40	85

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$		SN54HCT573A		SN74HCT573A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	
V_{OH}	$V_I = V_{IH} \text{ or } V_{IL}$	4.5 V	$I_{OH} = -20 \mu\text{A}$	4.4	4.499	4.4	4.4	V	
			$I_{OH} = -6 \text{ mA}$	3.98	4.3	3.7	3.84		
V_{OL}	$V_I = V_{IH} \text{ or } V_{IL}$	4.5 V	$I_{OL} = 20 \mu\text{A}$	0.001	0.1	0.1	0.1	V	
			$I_{OL} = 6 \text{ mA}$	0.17	0.26	0.4	0.33		
I_I	$V_I = V_{CC} \text{ or } 0$	5.5 V	± 0.1	± 100	± 1000	± 1000	nA		
I_{OZ}	$V_O = V_{CC} \text{ or } 0$	5.5 V	± 0.01	± 0.5	± 10	± 5	μA		
I_{CC}	$V_I = V_{CC} \text{ or } 0, I_O = 0$	5.5 V	8		160	80	μA		
ΔI_{CC}^\dagger	One input at 0.5 V or 2.4 V, Other inputs at 0 or V_{CC}	5.5 V	1.4	2.4	3	2.9	mA		
C_i		4.5 V to 5.5 V	3	10	10	10	pF		

† This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC} .

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V_{CC}	$T_A = 25^\circ\text{C}$		SN54HCT573A		SN74HCT573A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration, LE high	4.5 V	20		30	25	ns		
		5.5 V	17		27	23			
t_{su}	Setup time, data before LE↓	4.5 V	10		15	13	ns		
		5.5 V	9		11	12			
t_h	Hold time, data after LE↓	4.5 V	5		5	5	ns		
		5.5 V	5		5	5			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 865303 • DALLAS, TEXAS 75265

5-467

SN54HCT573A, SN74HCT573A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCLS178A - MARCH 1984 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HCT573A		SN74HCT573A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	4.5 V		25	35		53		44	ns
			5.5 V		21	32		48		40	
	LE	Any Q	4.5 V		28	35		63		44	
			5.5 V		25	32		48		40	
t _{en}	OE	Any Q	4.5 V		26	35		53		44	ns
			5.5 V		23	32		48		40	
t _{dis}	OE	Any Q	4.5 V		23	35		53		44	ns
			5.5 V		22	32		48		40	
t _t		Any Q	4.5 V		9	12		18		15	ns
			5.5 V		9	11		16		14	

switching characteristics over recommended operating free-air temperature range, $C_L = 150$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HCT573A		SN74HCT573A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	4.5 V		32	52		79		65	ns
			5.5 V		27	47		71		59	
	LE	Any Q	4.5 V		38	52		79		65	
			5.5 V		36	47		71		59	
t _{en}	OE	Any Q	4.5 V		33	52		79		65	ns
			5.5 V		28	47		71		59	
t _t		Any Q	4.5 V		18	42		63		53	ns
			5.5 V		18	38		57		48	

operating characteristics, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per latch	No load	50	pF


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176A - MARCH 1984 - REVISED JANUARY 1998

PARAMETER MEASUREMENT INFORMATION



PARAMETER	R_L	C_L	S1	S2	
t_{en}	tpZH	1 k Ω	50 pF or 150 pF	Open	Closed
	tpZL			Closed	Open
t_{dis}	tpHZ	1 k Ω	50 pF	Open	Closed
	tpLZ			Closed	Open
t_{pd} or t_t	—	50 pF or 150 pF	Open	Open	



- NOTES: A. C_L includes probe and test-fixture capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 D. The outputs are measured one at a time with one input transition per measurement.
 E. $tpLZ$ and $tpHZ$ are the same as t_{dis} .
 F. $tpZL$ and $tpZH$ are the same as t_{en} .
 G. $tpLH$ and $tpHL$ are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

