SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176A - MARCH 1984 - REVISED JANUARY 1996

- Inputs Are TTL-Voltage Compatible
- **High-Current 3-State Outputs Drive Bus** Lines Directly or up to 15 LSTTL Loads
- **Bus-Structured Pinout**
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HCT573A ... J OR W PACKAGE SN74HCT573A . . . DW OR N PACKAGE (TOP VIEW)



SN54HCT573A . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HCT573A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT573A is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
ŌĒ	LE	۵	a
L	Н	I	Н
L	H	L	L.
L	L	X	Q ₀
н	X	X	Z

SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCLS176A - MARCH 1984 - REVISED JANUARY 1996

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1)	±20 mA
Continuous output current, IO (VO = 0 to VCC)	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DW package	
N package	1.3 W
Storage temperature range, Teta	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS176A - MARCH 1984 - REVISED JANUARY 1996

recommended operating conditions

			SNS	SN54HCT573A			SN74HCT573A		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
ViH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2	, Š		2			>
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V	0	S.	0.8	0		0.8	٧
VΙ	Input voltage		0	<u>~</u>	Vcc	0		٧cc	V
۷o	Output voltage		0,	2	Vcc	0		Vcc	٧
tt	Input transition (rise and fall) time	· · ·	85	2	500	0	•	500	ns
TA	Operating free-air temperature		-55		125	-40		85	°Ç

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	T _A = 25°C			SN54HCT573A		SN74HCT573A		LIMIT
PANAMEIEN				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	VI = VIH or VIL	IOH = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VOH	AI = AIH OLAIF	IOH = -6 mA	4.5 V	3.98	4.3		3.7	42.	3.84		V
Voi	VI = VIH or VIL	I _{OL} = 20 μA	4.5 V		0.001	0.1		39 /1		0.1	v
VOL	AI = AIH OLAIL	IOL = 6 mA	4.5 4		0.17	0.26		€ 40.4		0.33	١ ,
ŧj .	VI = VCC or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	VO = VCC or 0		5.5 V		±0.01	±0.5	Ş	±10		±5	μА
lcc	VI = VCC or 0,	lo = 0	5.5 V			8	S	160		80	μА
∆ICC†	One input at 0.5 \ Other inputs at 0		5.5 V		1.4	2.4	å.	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	рF

This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			VCC TA = 25°C		SN54HCT573A		SN74HCT573A		UNIT
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration, LE high	4.5 V	20		30	N.	_ 25		ns
tw		5.5 V	17		27	2	23		115
Γ	Setup time, data before LE↓	4.5 V	10		15 🙏	4	13		ns
tsu		5.5 V	9		150		12		115
Γ	Hold time, data after LE↓	4.5 V	5		్యే		5		ns
ħ		5.5 V	5		Q 5		5] ""

SN54HCT573A, SN74HCT573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS176A - MARCH 1984 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	\\	TA	= 25°C	;	SN54HCT573	SN74HCT573A	UNIT
PAHAMEIER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MA	K MIN MAX	UNIT
<u> </u>		Q	4.5 V		25	35	5	3 44	
	D	"	5.5 V		21	32	4	β 40]
^t pd	1.5	40	4.5 V		28	35	.46	3 44	ns
	LE	Any Q	5.5 V		25	32	Q 4	8 40	
		40	4.5 V		26	35	\ ² 5	3 44	
^t en	ŌĒ	Any Q	5.5 V		23	32		8 40	ns
A	A=	Any Q	4.5 V		23	35		3 44	
^t dis	ŌĒ	Any Q	5.5 V		22	32	Q 4	8 40	ns
4.		Any Q	4.5 V		9	12	1	8 15	
tt		Ally Q	5.5 V		9	11	1	6 14	ns

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


DADAMETER	FROM	то	V	TA = 25°C SN54HCT573A SN74HC		T _A = 25°C		SN54HCT573A		T573A	573A UNIT	
PARAMETER	(INPUT)	(OUTPUT)	T) VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
			4.5 V		32	52		79		65		
	D	Q	5.5 V		27	47		471		59		
^t pd -	LE	Any Q	4.5 V		38	52		79		65	ns	
			5.5 V		36	47		Q 71		59		
		4	4.5 V		33	52	Ç	79		65		
t _{en} OE	Any Q	5.5 V		28	47	्	71		59	ns		
		40	4.5 V		18	42	OU	63		53		
t _t	Any Q	Any Q	5.5 V		16	38	-	57		48	ns	


operating characteristics, TA = 25°C


[PARAMETER	TEST CONDITIONS	TYP	UNIT
ı	C _{pd} Pow	wer dissipation capacitance per latch	No load	50	pF


SCLS176A - MARCH 1984 - REVISED JANUARY 1998

PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. CL includes probe and test-fixture capacitance.

PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_f = 6 ns, t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl z and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

