

FAST CMOS 18-BIT REGISTERED TRANSCEIVER IDT54/74FCT162500AT/CT


FEATURES:

- 0.5 MICRON CMOS Technology
- · High-speed, low-power CMOS replacement for ABT functions
- Typical tsk(0) (Output Skew) < 250ps
- Low input and output leakage ≤1µA (max.)
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 5V ±10%
- · Balanced Output Drivers:
 - ±24mA (industrial)
 - ±16mA (military)
- · Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C
- · Available in the following packages:
 - Industrial: SSOP, TSSOP
 - Military: CERPACK

DESCRIPTION:

The FCT162500T 18-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but uses OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT162500T have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times–reducing the need for external series terminating resistors. The FCT162500T are plug-in replacements for the FCT16500T and ABT16500 for on-board bus interface applications.




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

DECEMBER 2000

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION



SSOP/ TSSOP/ CERPACK TOP VIEW

PIN DESCRIPTION

Pin Names	Description				
OEAB	A-to-B Output Enable Input				
ŌĒBĀ	3-to-A Output Enable Input (Active LOW)				
LEAB	A-to-B Latch Enable Input				
LEBA	B-to-A Latch Enable Input				
CLKAB	A-to-B Clock Input (Active LOW)				
CLKBA	B-to-A Clock Input (Active LOW)				
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs				
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs				

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to 7	۷
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. All device terminals except FCT162XXX Output and I/O terminals.

3. Output and I/O terminals for FCT162XXX.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	3.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

FUNCTION TABLE(1, 4)

	Inputs							
OEAB	LEAB	CLKAB	Ах	Вх				
L	Х	Х	Х	Z				
Н	Н	Х	L	L				
Н	Н	Х	Н	Н				
Н	L	\rightarrow	L	L				
Н	L	\rightarrow	Н	Н				
Н	L	Н	Х	B ⁽²⁾				
Н	L	L	Х	B ⁽³⁾				

NOTES:

 A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.

2. Output level before the indicated steady-state input conditions were established.

 Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

4. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-impedance

 \downarrow = HIGH-to-LOW Transition

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, Vcc = 5.0V ±10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ±10%

Symbol	Parameter	Test Conditions ⁽¹⁾			Тур. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		-	—	0.8	V
Ін	Input HIGH Current (Input pins) ⁽⁵⁾	Vcc = Max.	VI = VCC	_	_	±1	μA
	Input HIGH Current (I/O pins) ⁽⁵⁾				—	±1	
lı.	Input LOW Current (Input pins) ⁽⁵⁾	VI = GND		-	-	±1	
	Input LOW Current (I/O pins) ⁽⁵⁾				—	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo = 2.7V	-	_	±1	μA
Iozl	(3-State Output pins) ⁽⁵⁾		Vo = 0.5V		—	±1	
νικ	Clamp Diode Voltage	Vcc = Min., IIN = -18mA	Vcc = Min., IIN = -18mA		-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-80	-140	-250	mA
Vн	Input Hysteresis	_		_	100	—	mV
ІССL ІССН ІССZ	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc			5	500	μA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾			Тур. ⁽²⁾	Max.	Unit
IODL	Output LOW Current	$V_{CC} = 5V$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{O} = 1.5V^{(3)}$		60	115	200	mA
IODH	Output HIGH Current	$V_{CC} = 5V$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{O} = 1.5V^{(3)}$		-60	-115	-200	mA
Vон	Output HIGH Voltage	Vcc = Min.	Iон = –16mA MIL	2.4	3.3	_	V
		VIN = VIH or VIL	Iон = -24mA IND				
Vol	Output LOW Voltage	Vcc = Min.	Iон = 16mA MIL	-	0.3	0.55	V
		VIN = VIH or VL	Ioн = 24mA IND				

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. The test limit for this parameter is $\pm 5\mu A$ at TA = $-55^\circ C.$

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OEAB = OEBA = Vcc or GND One Input Togging 50% Duty Cycle	Vin = Vcc Vin = GND	_	75	120	μΑ/ MHz
IC	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fcP = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND	_	0.8	1.7	mA
		LEAB = GND One Bit Toggling fi = 5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	1.3	3.2	
		Vcc = Max. Outputs Open fcP = 10MHz (CLKAB) 50% Duty Cycle OEAB = OEBA = Vcc	VIN = VCC VIN = GND	_	3.8	6.5 ⁽⁵⁾	
		LEAB = GND Eighteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	Vin = 3.4V Vin = GND	_	8.5	20.8 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - NCP = Number of Clock Inputs at fCP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

				ļ	54/74FCT1	62500AT			54/74FCT	162500CT		
				In	d.	М	il.	In	d.	М	il.	
Symbol	Parameter		Condition ⁽¹⁾	Min. ⁽²⁾	Мах.	Min. ⁽²⁾	Мах.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
f MAX	CLKAB or CLKBA frequency ⁽⁴⁾)	CL = 50pF	_	150	_	150	_	150	_	150	MHz
t PLH	Propagation Delay		RL = 500Ω	1.5	5.1	1.5	5.6	1.5	3.8	1.5	4.6	ns
t PHL	Ax to Bx or Bx to Ax											
t PLH	Propagation Delay			1.5	5.6	1.5	6	1.5	4.2	1.5	5.6	ns
t PHL	LEBA to Ax, LEAB to Bx											
t PLH	Propagation Delay			1.5	5.6	1.5	6	1.5	4.4	1.5	5.4	ns
t PHL	CLKBA to Ax, CLKAB to Bx											
tрzн	Output Enable Time			1.5	6	1.5	6.4	1.5	4.8	1.5	6	ns
tPZL	OEBA to Ax, OEAB to Bx											
tPHZ	Output Disable Time			1.5	5.6	1.5	6	1.5	4.4	1.5	5.6	ns
tPLZ	OEBA to Ax, OEAB to Bx											
tsu	Set-up Time, HIGH or LOW			3	—	3	—	2.4	-	3	—	ns
	Ax to CLKAB, Bx to CLKBA											
ħ	Hold Time, HIGH or LOW			0	—	0	—	0	-	0	—	ns
	Ax to CLKAB, Bx to CLKBA											
tsu	Set-up Time	Clock		3	—	3	-	2	_	3	—	ns
	HIGH or LOW	HIGH										
	Ax to LEAB,	Clock		1.5	-	1.5	-	1.5	-	1.5	—	ns
	Bx to LEBA	LOW										
tH	Hold Time, HIGH or LOW			1.5	—	1.5	-	0.5	-	1.5	—	ns
	Ax to LEAB, Bx to LEBA											
tw	LEAB or LEBA Pulse Width HIGH ⁽⁴⁾			3		3	_	3	_	3	_	ns
tw	CLKAB or CLKBA Pulse Width			3	-	3	_	3	-	3	—	ns
	HIGH or LOW ⁽⁴⁾											
tsk(o)	Output Skew ⁽³⁾			—	0.5		0.5	_	0.5	_	0.5	ns

NOTES:

1. See test circuits and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

4. This parameter is guaranteed but not tested.


IDT54/74FCT162500AT/CT FASTCMOS18-BITREGISTERED TRANSCEIVER

MILITARY AND INDUSTRIAL TEMPERATURE RANGES


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs



Set-up, Hold, and Release Times



Propagation Delay


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width




Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns.

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.