
# SN74LVC125 **QUADRUPLE BUS BUFFER GATE** WITH 3-STATE OUTPUTS

SCAS290B - JANUARY 1993 - REVISED JULY 1995

- EPIC™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

#### D, DB, OR PW PACKAGE (TOP VIEW)



## description

This quadruple bus buffer gate is designed for 2.7-V to 3.6-V VCC operation. The SN74LVC125 features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable  $(\overrightarrow{OE})$ input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC125 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE** (each buffer)

INPL	JT\$	OUTPUT
OĒ	Α	Y
L	Н	Н
L	L	L
Н	X	Z


EPIC is a trademark of Texas Instruments Incorporated.

SCAS290B - JANUARY 1993 - REVISED JULY 1995

### logic symbol†

### 

### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 6.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
    For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN74LVC125 QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCAS290B - JANUARY 1993 - REVISED JULY 1995

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage	Operating	2	3.6	٧	
		Data retention only	1.5		<b>'</b>	
٧ <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		\ 	
٧ <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	J	0.8	٧	
VI	Input voltage		0	5.5	>	
Vo	Output voltage		0	20	>	
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24	IIIA	
lOL		V <sub>CC</sub> = 2.7 V	T	12	mA	
	Low-level output current	V <sub>CC</sub> = 3 V		24	115	
Δt/Δν	Input transition rise or fall rate		0	8	ns/V	
TA	Operating free-air temperature		-40	85	င့	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcct	MIN TYP\$	MAX	UNIT
VOH	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2		v
		2.7 V	2.2		
	I <sub>OH</sub> = - 12 mA	3 V	2.4		
	I <sub>OH</sub> = -24 mA	3 V	2.2		
	I <sub>OL</sub> = 100 μA	MIN to MAX		0.2	
VOL	I <sub>OL</sub> = 12 mA	2.7 V		0.4	] v
	I <sub>OL</sub> = 24 mA	3 V		0.55	
- II	V <sub>j</sub> = 5.5 V or GND	3.6 V		±5	μА
loz	Vo = Vcc or GND	3.6 V		±10	μA
ICC	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V		10	μА
ΔICC	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500	μА
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	5		pF
Co	VO = VCC or GND	3.3 V	5		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

### switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V	
			MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	1	6.5		7	ns
ten	ŌĒ	Y	1	7		8	ns
<sup>t</sup> dis	ŌĒ	Y	1	5.5		6.5	ns
tsk(o)§				1			ns

Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



<sup>‡</sup> All typical values are at VCC = 3.3 V, TA = 25°C.

SCAS290B - JANUARY 1993 - REVISED JULY 1995

### operating characteristics, $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 10 MHz	15	pF

#### PARAMETER MEASUREMENT INFORMATION 6 V TEST 81 500 Ω O Open Open t<sub>pd</sub> From Output tpi z/tpzi 6 V Under Test GND GND tpHZ/tpZH Ct = 50 pF **500** Ω (see Note A) LOAD CIRCUIT 2.7 V 1.5 V Input 2.7 V Timing 1.5 V 0 V Input nν **VOLTAGE WAVEFORMS PULSE DURATION** tsu th 2.7 V Data 1.5 V 1.5 V 2.7 V Output Input 0 V Control (low-level **VOLTAGE WAVEFORMS** . enabiing) SETUP AND HOLD TIMES tpzL tol 7 Output 2.7 V Waveform 1 1.5 V Input VOL + 0.3 V S1 at 6 V VOL ΛV (see Note B) tPHZ to: H Output Vон Waveform 2 VOH VOH - 0.3 V S1 at GND Output (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PROPAGATION DELAY TIMES **ENABLE AND DISABLE TIMES**

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdls.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tod.

Figure 1. Load Circuit and Voltage Waveforms

