


HS-C²MOS™ INTEGRATED CIRCUITS

041945



PRELIMINARY DATA

DUAL J-K FLIP-FLOP

DESCRIPTION

The M54/74HC107 is a high speed CMOS DUAL J-K FLIP-FLOP fabricated in silicon gate C²MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. These flip-flop are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each one has independent J, K, CLOCK, and CLEAR inputs and Q and \bar{Q} outputs. CLEAR is independent of the clock and accomplished by a low level on the input. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

B1 Plastic Package **F1** Ceramic Package **C1** Chip Carrier

ORDERING NUMBERS: M54HC107 F1
M74HC107 B1
M74HC107 F1
M74HC107 C1

FEATURES

- High Speed
 $f_{MAX} = 58$ MHz (Typ.) at $V_{CC} = 5V$
- Low Power Dissipation
 $I_{CC} = 2 \mu A$ (Max.) at $T_A = 25^\circ C$
- High Noise Immunity
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability
10 LSTTL Loads
- Symmetrical Output Impedance
 $|I_{OH}| = I_{OL} = 4$ mA (Min.)
- Balanced Propagation Delays
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range
 $V_{CC} (opr) = 2V$ to $6V$
- Pin and Function compatible with 54/74LS107

PIN CONNECTIONS (top view)

Dual in line

CHIP CARRIER

NC = No Internal Connection


TRUTH TABLE

INPUTS				OUTPUTS	
CLEAR	CLOCK	J	K	Q	\bar{Q}
L	*	*	*	L	H
H		L	L	NO CHANGE	
H		H	L	H	L
H		L	H	L	H
H		H	H	TOGGLE	
H		*	*	NO CHANGE	

* : Don't Care : Transition from Low to High Level
 : Transition from High to Low Level



LOGIC DIAGRAM (1/2 Package)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
V _I	DC Input Voltage	- 0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	- 0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: ≅ 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
V _O	Output Voltage	0 to V _{CC}	V
T _A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} { 2 V 0 to 1000 4.5V 0 to 500 6 V 0 to 400	ns



DC SPECIFICATIONS

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V _{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V	
V _{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V	
V _{OH}	High Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—	V
			V _{IH} or V _{IL}	- 20 μA	4.4	4.5	—	4.4	—	4.4	—	
				- 4.0 mA	4.18	4.31	—	4.13	—	4.10	—	
				- 5.2 mA	5.68	5.8	—	5.63	—	5.60	—	
V _{OL}	Low Level Output Voltage	2.0 4.5 6.0 4.5 6.0	V _{IH} or V _{IL}	20 μA	—	0	0.1	—	0.1	—	0.1	V
					—	0	0.1	—	0.1	—	0.1	
					—	0	0.1	—	0.1	—	0.1	
				4.0 mA	—	0.17	0.26	—	0.33	—	0.40	
		—	0.18	0.26	—	0.33	—	0.40				
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND	—	—	±0.1	—	±1		±1	μA	
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND	—	—	2	—	20		40	μA	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time CLOCK-Q,Q		18	29	ns
t _{PLH} t _{PHL}	Propagation Delay Time CLEAR-Q,Q		21	33	ns
f _{MAX}	Maximum Clock Frequency	34	58		MHz
t _{W(L)}	Minimum Pulse Width CLEAR		8	15	ns
t _{W(H)} t _{W(L)}	Minimum Pulse Width CLOCK		8	15	ns
t _s	Minimum Set-up Time		10	20	ns
t _h	Minimum Hold Time		—	0	ns
t _{REM}	Minimum Removal Time (CLEAR-CLOCK)		8	15	ns



M54HC107
M74HC107

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	2.0		—	22	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t _{PLH} t _{PHL}	Progataion Delay Time (<u>CLOCK-Q,Q</u>)	2.0		—	77	165	—	200			ns
		4.5		—	21	33	—	40			
		6.0		—	18	28	—	34			
t _{PLH} t _{PHL}	Progataion Delay Time (<u>CLEAR-Q,Q</u>)	2.0		—	105	195	—	235			ns
		4.5		—	25	39	—	47			
		6.0		—	22	34	—	40			
t _{MAX}	Maximum Clock Frequency	2.0		6	14		5				ns
		4.5		30	50		25				
		6.0		35	58		29				
t _{W(L)}	Minimum Pulse Width (<u>CLEAR</u>)	2.0		—	33	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t _{W(H)} t _{W(L)}	Minimum Pulse Width (<u>CLOCK</u>)	2.0		—	29	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
t _s	Minimum Set-up Time	2.0		—	40	100	—	120			ns
		4.5		—	10	20	—	24			
		6.0		—	9	17	—	21			
t _h	Minimum Hold Time	2.0		—	—	0	—	0			ns
		4.5		—	—	0	—	0			
		6.0		—	—	0	—	0			
t _{rem}	Minimum removal Time (<u>CLEAR</u> <u>CLOCK</u>)	2.0		—	16	75	—	90			ns
		4.5		—	8	15	—	18			
		6.0		—	7	13	—	16			
C _{IN}	Input Capacitance			—	5	10	—	10			pF
C _{PD} (*)	Power Dissipation Capacitance			—	46	—	—	—			pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \text{ per F/F}$$