SLLS007D - JULY 1985 - REVISED APRIL 1998

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate up to 20 Mbaud
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output-Enable Inputs
- Improved Replacement for the AM26LS31

D OR N PACKAGE (TOP VIEW) 16 🛮 V_{CC} 1Y 🛮 2 15 **1** 4A 1Z 🛮 3 14 🛮 4Y G **Π**4 13 **[**] 4Z 2Z **[** 5 12 **|** G 2Y 🛮 6 11 **1** 3Z 2A 🛮 7 10 T 3Y 9 🛮 3A GND 18

description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1 μ A for a high level and less than 100 μ A for a low level. Complementary output-enable inputs (G and \overline{G}) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 quadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)

INPUT	ENABLES		OUTPUTS		
Α	G	G	Υ	Z	
Н	Н	Х	Н	L	
L	Н	Х	L	Н	
Н	Х	L	Н	L	
L	Х	L	L	Н	
х	L	Н	Z	Z	


H = high level, L = low level, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	7 V
Off-state output voltage	6 V
Continuous total dissipation	See Dissipation Rating Table
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage, VOD, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
N	1150 mW	9.2 mW/°C	736 mW	N/A

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	٧
High level input voltage, VIH	2			٧
Low-level input voltage, V _{IL}			0.8	٧
High-level output current, IOH			-20	mA
Low-level output current, IOL			20	mA
Operating free-air temperature, T _A	0		70	°C



SLLS007D - JULY 1985 - REVISED APRIL 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = −18 mA			-1.5	٧
VOH	High-level output voltage	V _{CC} = MIN,	I _{OH} = -20 mA	2.5			٧
VOL	Low-level output voltage	V _{CC} = MIN,	I _{OL} = 20 mA			0.5	٧
VO	Output voltage	V _{CC} = MAX,	I _O = 0	0		6	٧
V _{OD1}	Differential output voltage	V _{CC} = MIN,	I _O = 0	1.5		6	٧
V _{OD2}	Differential output voltage	$R_L = 100 \Omega$,	See Figure 1	1/2 V _{OD1} o	r 2§		٧
Δ V _{OD}	Change in magnitude of differential output voltage¶	R _L = 100 Ω,	See Figure 1			±0.2	٧
Voc	Common-mode output voltage#	$R_L = 100 \Omega$,	See Figure 1			±3	٧
Δ V _{OC}	Change in magnitude of common-mode output voltage¶	R _L = 100 Ω,	See Figure 1			±0.2	٧
la	Output current with power off	V _{CC} = 0	V _O = 6 V			100	μΑ
Ю	Output current with power on	ACC = 0	V _O = -0.25 V			-100	μА
lo-	Off-state (high-impedance state) output current	V _{CC} = MAX	V _O = 0.5 V			-20	μΑ
loz	On-state (high-impedance state) output current		V _O = 2.5 V			20	μΑ
IĮ	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V			100	μΑ
lіН	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			20	μΑ
I _I L	Low-level input current	V _{CC} = MAX,	V _I = 0.4 V			-200	μΑ
los	Short-circuit output current	V _{CC} = MAX		-30		-150	mA
Icc	Supply current (all drivers)	V _{CC} = MAX,	All outputs disabled		26	45	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	S1 and S2 open,	C _L = 30 pF		6	13	ns
tPHL	Propagation delay time, high-to-low-level output	S1 and S2 open,	C _L = 30 pF		9	14	ns
	Output-to-output skew	S1 and S2 open,	C _L = 30 pF		3	6	ns
^t PZH	Output enable time to high level	S1 open and S2 closed			11	15	ns
tPZL	Output enable time to low level	S1 closed and S2 open			16	20	ns
tPHZ	Output disable time from high level	S1 open and S2 closed,	C _L = 10 pF		8	15	ns
tPLZ	Output disable time from low level	S1 and S2 closed,	C _L = 10 pF		18	20	ns



 $[\]ddagger$ All typical values are at $V_{CC} = 5$ V and $T_A = 25$ °C.

[§] The minimum $V_{\mbox{OD2}}$ with a 100- Ω load is either 1/2 $V_{\mbox{OD1}}$ or 2 V, whichever is greater.

 $[\]P$ | V_{OD} | and | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

[#] In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage,

Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



VOLTAGE WAVEFORMS





NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.


- B. Each enable is tested separately.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. C_I includes probe and jig capacitance.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$, $t_f \leq 15$ ns, and $t_f \leq 6$ ns.


Figure 2. Test Circuit and Voltage Waveforms












NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 6

Figure 5

†Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.






NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

NOTE B: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

Figure 7 Figure 8

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 9 Figure 10

†Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.









NOTE A: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

NOTE A: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.







[†]Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SUPPLY CURRENT ٧s **FREQUENCY** 60 V_{CC} = 5 V Input = 0 to 3 V Duty Cycle = 50% 50 CL = 30 pF to All Outputs I_{CC} - Supply Current - mA 40 30 20 10 0 10 k 10 M 100 k 1 M 100 M

Figure 15

f - Frequency- Hz

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright @ 1998, Texas Instruments Incorporated