

Dual 4-Bit Binary Ripple Counter

The MC74VHC393 is an advanced high speed CMOS dual 4-bit binary ripple counter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.


This device consists of two independent 4-bit binary ripple counters with parallel outputs from each counter stage. A ÷256 counter can be obtained by cascading the two binary counters.

Internal flip-flops are triggered by high-to-low transitions of the clock input. Reset for the counters is asynchronous and active-high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the VHC393.

The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: $f_{max} = 170\text{MHz}$ (Typ) at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}$ (Max) at $T_A = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: $V_{OLP} = 0.8\text{V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V
- Chip Complexity: 236 FETs or 59 Equivalent Gates

LOGIC DIAGRAM



FUNCTION TABLE

| Inputs | | Outputs |
|--------|-------|------------|
| Clock | Reset | |
| X | H | L |
| H | L | No Change |
| L | L | No Change |
| ↑ | L | No Change |
| ↓ | L | Next State |


MC74VHC393



D SUFFIX
14-LEAD SOIC PACKAGE
CASE 751A-03



DT SUFFIX
14-LEAD TSSOP PACKAGE
CASE 948G-01



M SUFFIX
14-LEAD SOIC EIAJ PACKAGE
CASE 965-01

ORDERING INFORMATION

| | |
|--------------|-----------|
| MC74VHCXXXD | SOIC |
| MC74VHCXXXDT | TSSOP |
| MC74VHCXXXM | SOIC EIAJ |

PIN ASSIGNMENT

| | | | |
|-----|---|----|-----------------|
| CP1 | 1 | 14 | V _{CC} |
| RD1 | 2 | 13 | CP2 |
| 1QA | 3 | 12 | RD2 |
| 1QB | 4 | 11 | 2QA |
| 1QC | 5 | 10 | 2QB |
| 1QD | 6 | 9 | 2QC |
| GND | 7 | 8 | 2QD |



MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|------------------|--|--------------------------------|------|
| V _{CC} | DC Supply Voltage | - 0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage | - 0.5 to + 7.0 | V |
| V _{out} | DC Output Voltage | - 0.5 to V _{CC} + 0.5 | V |
| I _{IK} | Input Diode Current | - 20 | mA |
| I _{OK} | Output Diode Current | ± 20 | mA |
| I _{out} | DC Output Current, per Pin | ± 25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ± 75 | mA |
| P _D | Power Dissipation in Still Air, SOIC Packages† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature | - 65 to + 150 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

†Derating — SOIC Packages: - 7 mW/°C from 65° to 125°C
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|---------------------------------|--------------------------|--|-----------------|------|
| V _{CC} | DC Supply Voltage | 2.0 | 5.5 | V |
| V _{in} | DC Input Voltage | 0 | 5.5 | V |
| V _{out} | DC Output Voltage | 0 | V _{CC} | V |
| T _A | Operating Temperature | - 40 | + 85 | °C |
| t _r , t _f | Input Rise and Fall Time | V _{CC} = 3.3V 0 V _{CC} = 5.0V 0 | 100 20 | ns/V |

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | V _{CC} V | T _A = 25°C | | | T _A = - 40 to 85°C | | Unit |
|-----------------|-----------------------------------|--|----------------------|-------------------------------|-------------------|-------------------------------|-------------------------------|-------------------------------|------|
| | | | | Min | Typ | Max | Min | Max | |
| V _{IH} | Minimum High-Level Input Voltage | | 2.0 3.0 to 5.5 | 1.50 V _{CC} × 0.7 | | | 1.50 V _{CC} × 0.7 | | V |
| V _{IL} | Maximum Low-Level Input Voltage | | 2.0 3.0 to 5.5 | | | 0.50 V _{CC} × 0.3 | | 0.50 V _{CC} × 0.3 | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{in} = V _{IH} or V _{IL} I _{OH} = - 50µA | 2.0 3.0 4.5 | 1.9 2.9 4.4 | 2.0 3.0 4.5 | | 1.9 2.9 4.4 | | V |
| | | V _{in} = V _{IH} or V _{IL} I _{OH} = - 4mA I _{OH} = - 8mA | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.80 | | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{in} = V _{IH} or V _{IL} I _{OL} = 50µA | 2.0 3.0 4.5 | | 0.0 0.0 0.0 | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | V |
| | | V _{in} = V _{IH} or V _{IL} I _{OL} = 4mA I _{OL} = 8mA | 3.0 4.5 | | | 0.36 0.36 | | 0.44 0.44 | |

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | V _{CC} V | T _A = 25°C | | | T _A = -40 to 85°C | | Unit |
|-----------------|----------------------------------|--|----------------------|-----------------------|-----|-------|------------------------------|-------|------|
| | | | | Min | Typ | Max | Min | Max | |
| I _{in} | Maximum Input Leakage Current | V _{in} = 5.5V or GND | 0 to 5.5 | | | ± 0.1 | | ± 1.0 | μA |
| I _{CC} | Maximum Quiescent Supply Current | V _{in} = V _{CC} or GND | 5.5 | | | 4.0 | | 40.0 | μA |

AC ELECTRICAL CHARACTERISTICS (Input t_r = t_f = 3.0ns)

| Symbol | Parameter | Test Conditions | T _A = 25°C | | | T _A = -40 to 85°C | | Unit |
|--|---|---|-----------------------|------|------|------------------------------|------|------|
| | | | Min | Typ | Max | Min | Max | |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) | V _{CC} = 3.3 ± 0.3V C _L = 15pF | 75 | 120 | | 65 | | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | 45 | 65 | | 35 | | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, CP to QA | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 8.6 | 13.2 | 1.0 | 15.5 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 11.1 | 16.7 | 1.0 | 19.0 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, CP to QB | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 5.8 | 8.5 | 1.0 | 10.0 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 7.3 | 10.5 | 1.0 | 12.0 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, CP to QC | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 10.2 | 15.8 | 1.0 | 18.5 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 12.7 | 19.3 | 1.0 | 22.0 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, CP to QC | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 11.7 | 18.0 | 1.0 | 21.0 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 14.2 | 21.5 | 1.0 | 24.5 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, CP to QD | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 7.7 | 11.2 | 1.0 | 13.0 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 9.2 | 13.2 | 1.0 | 15.0 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, CP to QD | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 13.0 | 19.7 | 1.0 | 23.0 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 15.5 | 23.2 | 1.0 | 26.5 | |
| t _{PHL} | Maximum Propagation Delay, RD to Qn | V _{CC} = 3.3 ± 0.3V C _L = 15pF | | 7.9 | 12.3 | 1.0 | 14.5 | ns |
| | | V _{CC} = 5.0 ± 0.5V C _L = 50pF | | 10.4 | 15.8 | 1.0 | 18.0 | |
| t _{OSLH} , t _{OSHL} | Output to Output Skew | V _{CC} = 3.3 ± 0.3V (Note NO TAG) C _L = 50pF | | | 1.5 | | 1.5 | pF |
| | | V _{CC} = 5.0 ± 0.5V (Note NO TAG) C _L = 50pF | | | 1.0 | | 1.0 | pF |
| C _{in} | Maximum Input Capacitance | | | 4 | 10 | | 10 | pF |

| CPD | Power Dissipation Capacitance (Note NO TAG) | Typical @ 25°C, V _{CC} = 5.0V | |
|-----|---|--|----|
| | | 23 | pF |
| | | | |

1. Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|; t_{OSHL} = |t_{PHLm} - t_{PHLn}|.

2. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}/2 (per 4-bit counter). C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0\text{ns}$, $C_L = 50\text{pF}$, $V_{CC} = 5.0\text{V}$)

| Symbol | Parameter | $T_A = 25^\circ\text{C}$ | | Unit |
|-----------|--|--------------------------|------|------|
| | | Typ | Max | |
| VOLP | Quiet Output Maximum Dynamic V_{OL} | 0.5 | 0.8 | V |
| VOLV | Quiet Output Minimum Dynamic V_{OL} | -0.5 | -0.8 | V |
| V_{IHD} | Minimum High Level Dynamic Input Voltage | | 3.5 | V |
| V_{ILD} | Maximum Low Level Dynamic Input Voltage | | 1.5 | V |

TIMING REQUIREMENTS (Input $t_r = t_f = 3.0\text{ns}$)

| Symbol | Parameter | Test Conditions | $T_A = 25^\circ\text{C}$ | | $T_A = -40$ to 85°C | Unit |
|------------|-----------------------------------|--|--------------------------|------------|--------------------------------------|------|
| | | | Typ | Limit | Limit | |
| t_w | Minimum Pulse Width, CP | $V_{CC} = 3.3 \pm 0.3\text{ V}$ $V_{CC} = 5.0 \pm 0.5\text{ V}$ | | 5.0 5.0 | 5.0 5.0 | ns |
| t_w | Minimum Pulse Width, RD | $V_{CC} = 3.3 \pm 0.3\text{ V}$ $V_{CC} = 5.0 \pm 0.5\text{ V}$ | | 5.0 5.0 | 5.0 5.0 | ns |
| t_{rec} | Minimum Recovery Time, RD to CP | $V_{CC} = 3.3 \pm 0.3\text{ V}$ $V_{CC} = 5.0 \pm 0.5\text{ V}$ | | 5.0 4.0 | 5.0 4.0 | ns |
| t_r, t_f | Minimum Input Rise and Fall Times | $V_{CC} = 3.3 \pm 0.3\text{ V}$ $V_{CC} = 5.0 \pm 0.5\text{ V}$ | | 330 100 | 330 100 | ns |

SWITCHING WAVEFORMS




Figure 1.






Figure 2.




* Includes all probe and jig capacitance

Figure 3. Test Circuit

EXPANDED LOGIC DIAGRAM



TIMING DIAGRAM




COUNT SEQUENCE

| Count | Outputs | | | |
|-------|---------|----|----|----|
| | QD | QC | QB | QA |
| 0 | L | L | L | L |
| 1 | L | L | L | H |
| 2 | L | L | H | L |
| 3 | L | L | H | H |
| 4 | L | H | L | L |
| 5 | L | H | L | H |
| 6 | L | H | H | L |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | L | H |
| 10 | H | L | H | L |
| 11 | H | L | H | H |
| 12 | H | H | L | L |
| 13 | H | H | L | H |
| 14 | H | H | H | L |
| 15 | H | H | H | H |

OUTLINE DIMENSIONS


D SUFFIX
 PLASTIC SOIC PACKAGE
 CASE 751A-03
 ISSUE F



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 8.55 | 8.75 | 0.337 | 0.344 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC | | 0.050 BSC | |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0° | 7° | 0° | 7° |
| P | 5.80 | 6.20 | 0.228 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

DT SUFFIX
 PLASTIC TSSOP PACKAGE
 CASE 948G-01
 ISSUE O






- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 4.90 | 5.10 | 0.193 | 0.200 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | — | 1.20 | — | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| H | 0.50 | 0.60 | 0.020 | 0.024 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| M | 0° | 8° | 0° | 8° |

OUTLINE DIMENSIONS

M SUFFIX
 PLASTIC SOIC EIAJ PACKAGE
 CASE 965-01
 ISSUE O



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| DIM | MILLIMETERS | | INCHES | |
|----------------|-------------|-------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | — | 2.05 | — | 0.081 |
| A ₁ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| c | 0.18 | 0.27 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| e | 1.27 BSC | | 0.050 BSC | |
| H _F | 7.40 | 8.20 | 0.291 | 0.323 |
| 0.5D | 0.50 | 0.85 | 0.020 | 0.033 |
| L _F | 1.10 | 1.50 | 0.043 | 0.059 |
| M | 0° | 10° | 0° | 10° |
| Q ₁ | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | — | 1.42 | — | 0.056 |

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/ Locations Not Listed: Motorola Literature Distribution;
 P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4-32-1,
 Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. 81-3-5487-8488

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609
 – US & Canada ONLY 1-800-774-1848

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., 8B Tai Ping Industrial Park,
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

INTERNET: <http://motorola.com/sps>

