


CD54/74HC4051, CD54/74HCT4051

CD54/74HC4052, CD54/74HCT4052

CD54/74HC4053, CD54/74HCT4053

High-Speed CMOS Logic



Analog Multiplexers/ Demultiplexers


Type Features:

- Wide analog input voltage range: ± 5 V max.
- Low "on" resistance:
70 Ω typ ($V_{CC}-V_{EE} = 4.5$ V)
40 Ω typ ($V_{CC}-V_{EE} = 9$ V)
- Low crosstalk between switches
- Fast switching and propagation speeds
- "Break-before-make" switching

The RCA CD54/74HC/HCT4051, 4052, and 4053 are digitally controlled analog switches which utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. V_{CC} to V_{EE}). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which when, high, disables all switches to their "off" state.

The CD54HC/HCT4051, 4052, and 4053 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT 4051, 4052, and 4053 are supplied in 16-lead plastic packages (E suffix) and in 16-lead surface mount plastic packages (M suffix). All devices are also available in chip form (H suffix).



**TRUTH TABLE
CD54/74HC/HCT4051**

ENABLE	INPUT STATES			"ON" CHANNELS
	S2	S1	S0	
L	L	L	L	A0
L	L	L	H	A1
L	L	H	L	A2
L	L	H	H	A3
L	H	L	L	A4
L	H	L	H	A5
L	H	H	L	A6
L	H	H	H	A7
H	X	X	X	NONE

X = Don't Care

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053




Fig. 2 - Functional diagram of HC/HCT4052.

CD54/74HC/HCT4052 TERMINAL ASSIGNMENT




Fig. 3 - Functional diagram of HC/HCT4053.

CD54/74HC/HCT4053 TERMINAL ASSIGNMENT

TRUTH TABLES (Continued)

CD54/74HC/HCT4052

INPUT STATES			"ON" CHANNELS
ENABLE	S ₁	S ₀	
L	L	L	A ₀ , B ₀
L	L	H	A ₁ , B ₁
L	H	L	A ₂ , B ₂
L	H	H	A ₃ , B ₃
H	X	X	NONE

X = Don't Care

CD54/74HC/HCT4053

INPUT STATES			"ON" CHANNELS	
ENABLE	S ₂	S ₁	S ₀	
L	L	L	L	A ₀ B ₀ C ₀
L	L	L	H	A ₀ B ₀ C ₁
L	L	H	L	A ₀ B ₁ C ₀
L	L	H	H	A ₀ B ₁ C ₁
L	H	L	L	A ₁ B ₀ C ₀
L	H	L	H	A ₁ B ₀ C ₁
L	H	H	L	A ₁ B ₁ C ₀
L	H	H	H	A ₁ B ₁ C ₁
H	X	X	X	NONE

X = Don't Care

CD54/74HC4051, CD54/74HCT4051

CD54/74HC4052, CD54/74HCT4052

CD54/74HC4053, CD54/74HCT4053

MAXIMUM RATINGS, Absolute-Maximum Values: (All voltages referenced to Gnd unless otherwise shown)

DC SUPPLY-VOLTAGE ($V_{CC}-V_{EE}$)	-0.5 to 10.5 V
DC SUPPLY-VOLTAGE (V_{CC})	-0.5 to +7 V
DC SUPPLY-VOLTAGE (V_{EE})	+0.5 to -7 V
DC INPUT DIODE CURRENT, I_{IN} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20 mA
DC SWITCH DIODE CURRENT, I_{OD} (FOR $V_i < V_{EE} - 0.5$ V OR $V_i > V_{CC} + 0.5$ V)	±20 mA
• DC SWITCH CURRENT (FOR $V_i > V_{EE} - 0.5$ V OR $V_i < V_{CC} + 0.5$ V)	+25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})	±50 mA
DC V_{EE} CURRENT (I_{EE})	-20 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ C$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ C$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -40$ to $+70^\circ C$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ C$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ C$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ C$
PACKAGE TYPE E, M	-40 to $+85^\circ C$
STORAGE TEMPERATURE (T_{STG})	-65 to $+150^\circ C$
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	+265 $^\circ C$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)	
with solder contacting lead tip only	+300 $^\circ C$



- In certain applications, the external load-resistor current may include both V_{CC} and signal-line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6 volt (calculated from R_{ON} values shown in Electrical Characteristics chart). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC/HCT4051; terminals 3 and 13 on the HC/HCT4052; terminals 4, 14 and 15 on the HC/HCT4053.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS	
	MIN.	MAX.		
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC} :				
CD54/74HC Types	2	6	V	
CD54/74HCT Types	4.5	5.5	V	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) $V_{CC}-V_{EE}$:				
CD54/74HC Types CD54/74HCT Types See Fig. 4	2	10	V	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{EE} :				
CD54/74HC Types CD54/74HCT Types See Fig. 5	0	-6	V	
DC Input Control Voltage, V_i	Gnd	V_{CC}	V	
Analog Switch I/O Voltage, V_{IS}	V_{EE}	V_{CC}	V	
Operating Temperature T_A :			$^\circ C$	
CD74 Types	-40	+85		
CD54 Types	-55	+125		
Input Rise and Fall Times t_r, t_f at 2 V	0	1000	ns	
	at 4.5 V	0	500	ns
	at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

Recommended Operating Area as a Function of Supply Voltages.


CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC/CD54HC4051,4052,4053												CD74HCT/CD54HCT4051,4052,4053												UNITS			
	TEST CONDITIONS				74HC/54HC TYPES		74HC TYPES		S4HC TYPES		TEST CONDITIONS				74HCT/54HCT TYPES		74HCT TYPES		S4HCT TYPES									
	V _{IS} V	V _I V	V _{EE} V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _{IS} V	V _I V	V _{EE} V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C							
					Min	Typ	Max	Min	Max	Min	Max					Min	Typ	Max	Min	Max	Min	Max						
High-Level Input Voltage V _{IH}					2	1.5	—	—	1.5	—	1.5	—					4.5	—	2	—	—	2	—	V				
					4.5	3.15	—	—	3.15	—	3.15	—					5.5	—	—	—	—	—	—	V				
Low-Level Input Voltage V _{IL}					2	—	—	0.5	—	0.5	—	0.5					4.5	—	—	0.8	—	0.8	—	0.8	V			
					4.5	—	—	1.35	—	1.35	—	1.35					5.5	—	—	—	—	—	—	—	V			
"On" Resistance I _O = 1 mA R _{on} (Fig. 15)	V _{CC} or V _{EE}	V _{IL}	0 4.5 — 70 160 — 200 — 240	0 6 — 60 140 — 175 — 210	-4.5 4.5 — 40 120 — 150 — 180	0 4.5 — 90 180 — 225 — 270	0 6 — 80 160 — 200 — 240	-4.5 4.5 — 45 130 — 162 — 195	Same	Same	Same	Same	0 4.5 — 70 160 — 200 — 240	— — — — — — — —	-4.5 4.5 — 40 120 — 150 — 180	0 4.5 — 90 180 — 225 — 270	— — — — — — — —	-4.5 4.5 — 45 130 — 162 — 195	0 4.5 — 10 — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	Ω		
Maximum "On" Resistance between any two channels ΔR _{on}	V _{CC} to V _{EE}	V _{IL}	0 4.5 — 10 — — — —	0 6 — 8.5 — — — —	-4.5 4.5 — 5 — — — —	0 4.5 — 10 — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	Ω			
Switch On/Off Leakage Current I _L 1&2 Channels (4053)	For Switch OFF: When V _{IS} =V _{CC} V _{OR} = V _{EE} When V _{IS} =V _{EE} V _{OR} = V _{CC}	V _{IL}	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.1 — ±1 — ±1	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.2 — ±2 — ±2	0 6 — — ±0.2 — ±2 — ±2	-5 5 — — ±0.4 — ±4 — ±4	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.1 — ±1 — ±1	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.1 — ±1 — ±1	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.1 — ±1 — ±1	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.1 — ±1 — ±1	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.1 — ±1 — ±1	0 6 — — ±0.1 — ±1 — ±1	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	μA			
4 Channels (4052)	For Switch ON: All Applicable Combinations of V _{IS} & V _{OR} Voltage Levels	V _{IL}	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—				
8 Channels (4051)	—	V _{CC} or Gnd	0 6 — — ±0.1 — ±1 — ±1	-5 5 — — ±0.2 — ±2 — ±2	0 6 — — ±0.2 — ±2 — ±2	-5 5 — — ±0.4 — ±4 — ±4	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	— — — — — — — —	μA			
Control Input Leakage Current I _{IL}	—	Gnd	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	μA		
Quiescent Device Current I _{QC} I _O = 0	When V _{IS} = V _{EE} , V _{OR} = V _{CC} . When V _{IS} = V _{CC} , V _{OR} = V _{EE}	V _{CC} or Gnd	0 6 — — 8 — 80 — 160	-5 5 — — 16 — 160 — 320	Same	Same	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	0 5.5 — — 8 — 80 — 160	-4.5 5.5 — — 16 — 160 — 320	μA	
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{QC} *	—	V _{CC} -2.1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	μA		

* For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specifications is 1.8 mA.

** Any voltage between V_{CC} & Gnd.

HCT Input Loading Table

Type	Input	Unit Loads*
4051, 4053	All	0.5
4052	All	0.4

*Unit Load is ΔI_{QC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4051, CD54/74HCT4051

CD54/74HC4052, CD54/74HCT4052

CD54/74HC4053, CD54/74HCT4053

SWITCHING CHARACTERISTICS ($V_{cc} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, Input $t_i, t_r = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	C_L pF	Typical						UNITS	
			4051		4052		4053			
			HC	HCT	HC	HCT	HC	HCT		
Propagation Delay										
Switch IN to OUT	t_{PHL} t_{PLH}	15	4	4	4	4	4	4	ns	
Switch Turn-off (S or \bar{E})	t_{PHZ}, t_{PLZ}	15	19	19	21	21	18	18	ns	
Switch Turn-on (S or \bar{E})	t_{PZH}, t_{PZL}	15	19	23	27	29	18	20	ns	
Power Dissipation Capacitance*	C_{PD}	—	50	52	74	76	38	42	pF	

* C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{cc}^2 f_i + \sum (C_L + C_S) V_{cc}^2 f_o$$

fo = output frequency

f_i = input frequency. C_L = output load capacitance. C_S = switch capacitance V_{cc} = supply voltage.SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_i, t_r = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	V_{EE}	V_{cc}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
				HC		HCT		74HC		74HCT		54HC		54HCT			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Switch In to Out 4051, 4052, 4053	t_{PLH} t_{PHL}	0	2	—	60	—	—	75	—	—	—	90	—	—	—	ns	
		0	4.5	—	12	—	12	15	—	15	—	18	—	18	—		
		0	6	—	10	—	—	13	—	—	—	15	—	15	—		
		-4.5	4.5	—	8	—	8	10	—	10	—	12	—	12	—		
		-4.5	4.5	—	—	—	—	—	—	—	—	—	—	—	—		
Maximum Switch Turn "Off" Delay from S or \bar{E} to Switch Output	t_{PHZ} t_{PLZ}	0	2	—	225	—	—	280	—	—	—	340	—	—	—	ns	
		0	4.5	—	45	—	45	56	—	56	—	68	—	68	—		
		0	6	—	38	—	—	48	—	—	—	57	—	—	—		
		-4.5	4.5	—	32	—	32	40	—	40	—	48	—	48	—		
		-4.5	4.5	—	—	—	—	315	—	—	—	375	—	—	—		
	t_{PZH} t_{PZL}	0	2	—	250	—	—	315	—	—	—	375	—	—	—		
		0	4.5	—	50	—	50	63	—	63	—	75	—	75	—		
		0	6	—	43	—	—	54	—	—	—	65	—	—	—		
		-4.5	4.5	—	38	—	38	48	—	48	—	57	—	57	—		
		-4.5	4.5	—	—	—	—	265	—	—	—	315	—	—	—		
Maximum Switch Turn "On" Delay from S or E to Switch Output	t_{PZL} t_{PHZ}	0	2	—	210	—	—	265	—	—	—	315	—	—	—	ns	
		0	4.5	—	42	—	44	53	—	55	—	63	—	66	—		
		0	6	—	36	—	—	45	—	—	—	54	—	—	—		
		-4.5	4.5	—	29	—	31	36	—	39	—	44	—	47	—		
		-4.5	4.5	—	—	—	—	40	—	49	—	48	—	59	—		
	t_{PLZ} t_{PHZ}	0	2	—	225	—	—	280	—	—	—	340	—	—	—		
		0	4.5	—	45	—	55	56	—	69	—	68	—	83	—		
		0	6	—	38	—	—	48	—	—	—	57	—	—	—		
		-4.5	4.5	—	32	—	39	40	—	49	—	48	—	59	—		
		-4.5	4.5	—	—	—	—	405	—	—	—	490	—	—	—		
Input (Control) Capacitance	C_I	—	—	—	10	—	10	—	10	—	10	—	10	—	10	pF	

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053


ANALOG CHANNEL CHARACTERISTICS — TYPICAL VALUES AT $T_A = 25^\circ\text{C}$

CHARACTERISTIC	SYMBOL	CONDITIONS	TYPES	V_{EE} (V)	V_{CC} (V)	HC/HCT	UNITS
Switch Input Capacitance	C_i		All			5	
Common Capacitance	C_{COM}		4051 4052 4053			25 12 8	μF
Minimum Switch Frequency Response @ -3 dB Figs. 11, 13, 15	f_{MAX}	See Fig. 6 Notes 1, 2	4051 4052 4053	-2.25	2.25	145 165 200	MHz
Crosstalk Between Any Two Switches Note 4		See Fig. 7 Notes 2, 3	4051 4052 4053	-2.25	2.25	N/A (TBE) (TBE)	dB
Sine-Wave Distortion		See Fig. 8	All All	-2.25 -4.5	2.25 4.5	0.035 0.018	%
E or S to Switch Feedthrough Noise		See Fig. 9 Notes 2, 3	4051 4052 4053	-2.25	2.25	(TBE)	mV
Switch "OFF" Signal Feedthrough Figs. 12, 14, 16		See Fig. 10 Notes 2, 3	4051 4052 4053	-2.25	2.25	-73 -65 -64	dB
			4051 4052 4053	-4.5	4.5	-75 -67 -66	

Notes:


1. Adjust input voltage to obtain OdBm @ V_{OS} for $f_{in} = 1 \text{ MHz}$.
2. V_{IS} is centered at $(V_{CC} - V_{EE})/2$.
3. Adjust input for OdBm.
4. Not applicable for HC/HCT4051.

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053




92CS-39354

Fig. 6 - Frequency response test circuit.




$f_{IS}=1 \text{ MHz SINE WAVE}$
 $R = 50\Omega$
 $C = 10 \text{ pF}$



92CS-39355


Fig. 7 - Crosstalk between two switches test circuit.



$f_{IS}=1 \text{ kHz TO } 10 \text{ kHz}$


92CS-39356RI

Fig. 8 - Sine wave distortion test circuit.



92CS-39352

Fig. 9 - Control-to-switch feedthrough noise test circuit.



92CS-39353

Fig. 10 - Switch off signal feedthrough.

**CD54/74HC4051, CD54/74HCT4051
CD54/74HC4052, CD54/74HCT4052
CD54/74HC4053, CD54/74HCT4053**




Fig. 11 - Channel on bandwidth (HC/HCT4051).




Fig. 12 - Channel off feedthrough (HC/HCT4051).




Fig. 13 - Channel on bandwidth (HC/HCT4052).




Fig. 14 - Channel off feedthrough (HC/HCT4052).




Fig. 15 - Channel on bandwidth (HC/HCT4053).








Fig. 16 - Channel off feedthrough (HC/HCT4053).

CD54/74HC4051, CD54/74HCT4051 CD54/74HC4052, CD54/74HCT4052 CD54/74HC4053, CD54/74HCT4053



HCT4051, 4052, 4053

Fig. 18 - Switch propagation delay, turn-on, turn-off times.




Fig. 19 - Switch on/off propagation delay test circuit.




Fig. 20 - Switch In to Switch Out Propagation delay test circuit.