



High Common-Mode Voltage, Single-Supply Difference Amplifier

Preliminary Technical Data

AD8203

FEATURES

High common-mode voltage range -12 V to $+30\text{ V}$ at a 5 V supply voltage

Operating temperature range
 -40°C to $+150^{\circ}\text{C}$

Supply voltage range: 3.5 V to 12 V

Low-pass filter (one pole or two pole)

EXCELLENT AC AND DC PERFORMANCE

$\pm 1\text{ mV}$ voltage offset

$\pm 1\text{ ppm}/^{\circ}\text{C}$ typ gain drift

77 dB CMRR min dc to 10 kHz

PLATFORMS

Transmission control

Diesel injection control

Engine management

Adaptive suspension control

Vehicle dynamics control

GENERAL DESCRIPTION

The AD8203 is a single-supply difference amplifier for amplifying and low-pass filtering small differential voltages in the presence of a large common-mode voltage. The input CMV range extends from -12 V to $+30\text{ V}$ at a typical supply voltage of 5 V .

The AD8203 is offered in die and packaged form. Both package options are specified over wide temperature ranges, making the AD8203 well suited for use in many automotive platforms. The AD8203 is specified over a temperature range of -40°C to $+150^{\circ}\text{C}$.

Automotive platforms demand precision components for better system control. The AD8203 provides excellent ac and dc performance that keeps errors to a minimum in the user's system. Typical offset and gain drift in the SOIC package are $5\text{ }\mu\text{V}/^{\circ}\text{C}$ and $1\text{ ppm}/^{\circ}\text{C}$, respectively. The device also delivers a minimum CMRR of 77 dB from dc to 10 kHz .

The AD8203 features an externally accessible $100\text{ k}\Omega$ resistor at the output of the preamp A1, which can be used for low-pass filter applications and for establishing gains other than 20.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. SOIC (R) Package Die Form




Figure 2. High Line Current Sensor




TABLE OF CONTENTS

Specifications—Single Supply	3	Gain Trim	11
Absolute Maximum Ratings	5	Low-Pass Filtering	11
Pin Configurations And Function Descriptions	6	High-Line Current Sensing with LPF and Gain Adjustment	12
ESD Caution	6	Driving Charge Redistribution ADCs	12
Typical Performance Characteristics	7	Outline Dimensions	13
Theory of Operation	9	Ordering Guide	13
Applications	10		
Current Sensing	10		
Gain Adjustment	10		

REVISION HISTORY

SPECIFICATIONS—SINGLE SUPPLY

$T_A = +25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{CM} = 0\text{ V}$, $R_L = 10\text{ k}\Omega$.

Table 1.

Parameter	Condition	AD8203 SOIC			AD8203 DIE			Unit
		Min	Typ	Max	Min	Typ	Max	
SYSTEM GAIN								
Initial			14			14		V/V
Error	$4.8 \leq V_{out} \leq 0.01\text{ Vdc}$	-0.3		+0.3	-1		+1	%
Vs. Temperature			1	20		25	30	ppm/°C
VOLTAGE OFFSET								
Input Offset (RTI)	$V_{CM} = 0.01\text{ V}$; 25°C	-1		+1	-1		+1	mV
Vs. Temperature	-40C -> 125C	-10	0.3	10				$\mu\text{V}/^\circ\text{C}$
	-40C -> 150C	-15	5	15				$\mu\text{V}/^\circ\text{C}$
INPUT								
Input Impedance								
Differential		260	325	390	320	400	480	k Ω
Common-Mode		135	170	205	160	200	240	k Ω
CMV	Continuous	-12		+30	-2		+24	V
Common Mode Rejection ¹	$V_{CM} = 0\text{ V}$ to 10 V							
	$f = \text{DC}$	82						dB
	$f = 1\text{ kHz}$	82			80			dB
	$f = 10\text{ kHz}^2$	77			80			dB
PREAMPLIFIER								
Gain			7			7		V/V
Gain Error		-0.3		+0.3	-1		+1	%
Output Voltage Range		0.01		4.8	0.02		4.8	V
Output Resistance		97	100	103	97	100	103	k Ω
Slew Rate			TBD			TBD		
OUTPUT BUFFER								
Gain			2			2		V/V
Gain Error		-0.3		+0.3	-1		+1	%
Output Voltage Range		0.01		4.8	0.02		4.8	V
Input Bias Current			40					μA
Output Resistance			2			2		Ω
DYNAMIC RESPONSE								
System Bandwidth	$V_{in} = 0.01\text{ Vdc}$, $V_{out} = 1\text{ Vpp}$	30	50		30	45		kHz
Slew Rate	$V_{in} = 0.01\text{ Vdc}$, $V_{out} = 4\text{ v step}$		0.28			0.22		V/ μs
NOISE								
0.1 Hz to 10 Hz			10			10		$\mu\text{V p-p}$
Spectral Density, 1 kHz, RTI			275			300		nV/ $\sqrt{\text{Hz}}$
POWER SUPPLY								
Operating Range		3.5		12	4.7		12	V
Quiescent Current vs. Temperature	$V_O = 0.1\text{ V dc}$		0.25	1.0		0.25	1	mA
PSRR	$V_S = 3.5\text{ V}$ to 12 V	75	83		75	80		dB
TEMPERATURE RANGE								
For Specified Performance		-40		+150	-40		+150	°C

¹ Source imbalance < 2 Ω .

² The AD8202 preamplifier exceeds 77 dB CMRR at 10 kHz. However, since the signal is available only by way of a 100 k Ω resistor, even the small amount of pin-to-pin capacitance between Pins 1, 8 and 3, 4 may couple an input common-mode signal larger than the greatly attenuated preamplifier output. The effect of pin-to-pin coupling may be neglected in all applications using filter capacitors at Node 3.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	12.5 V
Transient Input Voltage (300 ms)	44 V
Continuous Input Voltage	35 V
Reversed Supply Voltage Protection	0.3 V
Operating Temperature Range	
DIE	-40°C to +150°C
SOIC	-40°C to +150°C
Storage Temperature	-65°C to +150°C
Output Short-Circuit Duration	Indefinite
Lead Temperature Range (Soldering 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. 8-Lead SOIC

Table 3. 8-Lead SOIC Pin Function Descriptions

Pin No.	Mnemonic
1	-IN
2	GND
3	A1
4	A2
5	OUT
6	+Vs
7	NC
8	+IN




Figure 5. Metallization Photograph

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $V_{CM} = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, unless otherwise noted.




Figure 6. Input Common-Mode Range vs. Supply




Figure 9. Gain vs. Frequency




Figure 7. Output Voltage, V_S vs. Supply




Figure 10. Common-Mode Rejection Ratio vs. Frequency




Figure 8. Output Voltage Swing vs. Load Resistance




Figure 11. Power Supply Rejection Ratio vs. Frequency




Figure 12. Pulse Response




Figure 13. Settling Time

THEORY OF OPERATION

The AD8203 consists of a preamp and buffer arranged as shown in Figure 14. Like-named resistors have equal values.

The preamp incorporates a dynamic bridge (subtractor) circuit. Identical networks (within the shaded areas), consisting of R_A , R_B , R_C , and R_G , attenuate input signals applied to Pins 1 and 8. Note that when equal amplitude signals are asserted at inputs 1 and 8, and the output of A1 is equal to the common potential (i.e., zero), the two attenuators form a balanced-bridge network. When the bridge is balanced, the differential input voltage at A1, and thus its output, will be zero.

Any common-mode voltage applied to both inputs will keep the bridge balanced and the A1 output at zero. Because the resistor networks are carefully matched, the common-mode signal rejection approaches this ideal state.

However, if the signals applied to the inputs differ, the result is a difference at the input to A1. A1 responds by adjusting its output to drive R_B , by way of R_G , to adjust the voltage at its inverting input until it matches the voltage at its noninverting input.

By attenuating voltages at Pins 1 and 8, the amplifier inputs are held within the power supply range, even if Pin 1 and Pin 8 input levels exceed the supply, or fall below common (ground.) The input network also attenuates normal (differential) mode voltages. R_C and R_G form an attenuator that scales A1 feedback, forcing large output signals to balance relatively small differential inputs. The resistor ratios establish the preamp gain at 10.

Because the differential input signal is attenuated and then amplified to yield an overall gain of 10, the amplifier A1 operates at a higher noise gain, multiplying deficiencies such as input offset voltage and noise with respect to Pins 1 and 8.

To minimize these errors while extending the common-mode range, a dedicated feedback loop is employed to reduce the range of common-mode voltage applied to A1 for a given overall range at the inputs. By offsetting the range of voltage applied to the compensator, the input common-mode range is also offset to include voltages more negative than the power supply. Amplifier A3 detects the common-mode signal applied to A1 and adjusts the voltage on the matched R_{CM} resistors to reduce the common-mode voltage range at the A1 inputs. By adjusting the common voltage of these resistors, the common-mode input range is extended while, at the same time, the normal mode signal attenuation is reduced, leading to better performance referred to input.

The output of the dynamic bridge taken from A1 is connected to Pin 3 by way of a 100 k Ω series resistor, provided for low-pass filtering and gain adjustment. The resistors in the input networks of the preamp and the buffer feedback resistors are ratio trimmed for high accuracy.

The output of the preamp drives a gain-of-2 buffer amplifier, A2, implemented with carefully matched feedback resistors R_F .

The 2-stage system architecture of the AD8203 enables the user to incorporate a low-pass filter prior to the output buffer. By separating the gain into two stages, a full-scale, rail-to-rail signal from the preamp can be filtered at Pin 3, and a half-scale signal, resulting from filtering, can be restored to full scale by the output buffer amp. The source resistance seen by the inverting input of A2 is approximately 100 k Ω to minimize the effects of A2's input bias current. However, this current is quite small and errors resulting from applications that mismatch the resistance are correspondingly small.




Figure 14. Simplified Schematic

APPLICATIONS

The AD8203 difference amplifier is intended for applications where it is required to extract a small differential signal in the presence of large common-mode voltages. The input resistance is nominally 200 kΩ, and the device can tolerate common-mode voltages higher than the supply voltage and lower than ground.

The open collector output stage will source current to within 20 mV of ground.

CURRENT SENSING

High-Line, High Current Sensing

Basic automotive applications making use of the large common-mode range are shown in Figure 2 and Figure 3. The capability of the device to operate as an amplifier in primary battery supply circuits is shown in Figure 2; Figure 3 illustrates the ability of the device to withstand voltages below system ground.

Low Current Sensing

The AD8203 can also be used in low current sensing applications, such as the 4 to 20 mA current loop shown in Figure 15. In such applications, the relatively large shunt resistor can degrade the common-mode rejection. Adding a resistor of equal value in the low impedance side of the input corrects for this error.




Figure 15. 4 to 20 mA Current Loop Receiver

GAIN ADJUSTMENT

The default gain of the preamplifier and buffer are ×10 and ×2, respectively, resulting in a composite gain of ×20. With the addition of external resistor(s) or trimmer(s), the gain may be lowered, raised, or finely calibrated.

Gains Less than 20

Since the preamplifier has an output resistance of 100 kΩ, an external resistor connected from Pins 3 and 4 to GND will decrease the gain by a factor $R_{EXT}/(100\text{ k}\Omega + R_{EXT})$ (see Figure 16).




Figure 16. Adjusting for Gains Less than 20

The overall bandwidth is unaffected by changes in gain using this method, although there may be a small offset voltage due to the imbalance in source resistances at the input to the buffer. In many cases, this can be ignored, but if desired, it can be nulled by inserting a resistor equal to 100 kΩ minus the parallel sum of R_{EXT} and 100 kΩ, in series with Pin 4. For example, with $R_{EXT} = 100\text{ k}\Omega$ (yielding a composite gain of ×10), the optional offset nulling resistor is 50 kΩ.

Gains Greater than 20

Connecting a resistor from the output of the buffer amplifier to its noninverting input, as shown in Figure 17, will increase the gain. The gain is now multiplied by the factor $R_{EXT}/(R_{EXT} - 100\text{ k}\Omega)$; for example, it is doubled for $R_{EXT} = 200\text{ k}\Omega$. Overall gains as high as 50 are achievable in this way. Note that the accuracy of the gain becomes critically dependent on the resistor value at high gains. Also, the effective input offset voltage at Pins 1 and 8 (about six times the actual offset of A1) limits the part's use in high gain, dc-coupled applications.




Figure 17. Adjusting for Gains Greater than 20

GAIN TRIM

Figure 18 shows a method for incremental gain trimming using a trim potentiometer and external resistor R_{EXT} .

The following approximation is useful for small gain ranges.

$$\Delta G \approx (10 \text{ M}\Omega \div R_{EXT})\%$$

Thus, the adjustment range would be $\pm 2\%$ for $R_{EXT} = 5 \text{ M}\Omega$; $\pm 10\%$ for $R_{EXT} = 1 \text{ M}\Omega$, and so on.




Figure 18. Incremental Gain Trim

Internal Signal Overload Considerations

When configuring gain for values other than 20, the maximum input voltage with respect to the supply voltage and ground must be considered, since either the preamplifier or the output buffer will reach its full-scale output (approximately $V_S - 0.2 \text{ V}$) with large differential input voltages. The input of the AD8203 is limited to $(V_S - 0.2) \div 10$, for overall gains ≤ 10 , since the preamplifier, with its fixed gain of $\times 10$, reaches its full-scale output before the output buffer. For gains greater than 10, the swing at the buffer output reaches its full scale first and limits the AD8203 input to $(V_S - 0.2) \div G$, where G is the overall gain.

LOW-PASS FILTERING

In many transducer applications, it is necessary to filter the signal to remove spurious high frequency components, including noise, or to extract the mean value of a fluctuating signal with a peak-to-average ratio (PAR) greater than unity. For example, a full-wave rectified sinusoid has a PAR of 1.57, a raised cosine has a PAR of 2, and a half-wave sinusoid has a PAR of 3.14. Signals having large spikes may have PARs of 10 or more.

When implementing a filter, the PAR should be considered so the output of the AD8203 preamplifier (A1) does not clip before A2, since this nonlinearity would be averaged and appear as an error at the output. To avoid this error, both amplifiers should be made to clip at the same time. This condition is achieved when the PAR is no greater than the gain of the second amplifier (2 for the default configuration). For example, if a PAR of 5 is expected, the gain of A2 should be increased to 5.

Low-pass filters can be implemented in several ways using the features provided by the AD8203. In the simplest case, a

single-pole filter (20 dB/decade) is formed when the output of A1 is connected to the input of A2 via the internal $100 \text{ k}\Omega$ resistor by strapping Pins 3 and 4 and a capacitor added from this node to ground, as shown in Figure 19. If a resistor is added across the capacitor to lower the gain, the corner frequency will increase; it should be calculated using the parallel sum of the resistor and $100 \text{ k}\Omega$.




Figure 19. A Single-Pole, Low-Pass Filter Using the Internal $100 \text{ k}\Omega$ Signal

If the gain is raised using a resistor, as shown in Figure 19, the corner frequency is lowered by the same factor as the gain is raised. Thus, using a resistor of $200 \text{ k}\Omega$ (for which the gain would be doubled), the corner frequency is now $0.796 \text{ Hz } \mu\text{F}$, ($0.039 \text{ } \mu\text{F}$ for a 20 Hz corner frequency.)




Figure 20. A 2-Pole, Low-Pass Filter

A 2-pole filter (with a roll-off of 40 dB/decade) can be implemented using the connections shown in Figure 20. This is a Sallen-Key form based on a $\times 2$ amplifier. It is useful to remember that a 2-pole filter with a corner frequency f_2 and a 1-pole filter with a corner at f_1 have the same attenuation at the frequency (f_2^2/f_1) . The attenuation at that frequency is $40 \log (f_2/f_1)$. This is illustrated in Figure 21. Using the standard resistor value shown and equal capacitors (Figure 20), the corner frequency is conveniently scaled at $1 \text{ Hz } \mu\text{F}$ ($0.05 \text{ } \mu\text{F}$ for a 20 Hz corner). A maximally flat response occurs when the resistor is lowered to $196 \text{ k}\Omega$ and the scaling is then $1.145 \text{ Hz } \mu\text{F}$. The output offset is raised by approximately 5 mV (equivalent to $250 \text{ } \mu\text{V}$ at the input pins).




Figure 21. Comparative Responses of 1-Pole and 2-Pole Low-Pass Filters

HIGH-LINE CURRENT SENSING WITH LPF AND GAIN ADJUSTMENT

Figure 22 is another refinement of Figure 2, including gain adjustment and low-pass filtering.




Figure 22. High-Line Current Sensor Interface; Gain = ×40, Single-Pole, Low-Pass Filter

A power device that is either on or off controls the current in the load. The average current is proportional to the duty cycle of the input pulse and is sensed by a small value resistor. The average differential voltage across the shunt is typically 100 mV, although its peak value will be higher by an amount that depends on the inductance of the load and the control frequency. The common-mode voltage, on the other hand, extends from roughly 1 V above ground when the switch is on, and to about 1.5 V above the battery voltage when the device is off, and the clamp diode conducts. If the maximum battery voltage spikes up to 20 V, the common-mode voltage at the input can be as high as 21.5 V.

To produce a full-scale output of 4 V, a gain ×40 is used, adjustable by ±5% to absorb the tolerance in the shunt. There is sufficient headroom to allow 10% over range (to 4.4 V). The roughly triangular voltage across the sense resistor is averaged

by a 1-pole, low-pass filter, here set with a corner frequency equal to 3.6 Hz, which provides about 30 dB of attenuation at 100 Hz. A higher rate of attenuation can be obtained using a 2-pole filter having $f_c = 20$ Hz, as shown in Figure 23. Although this circuit uses two separate capacitors, the total capacitance is less than half that needed for the 1-pole filter.




Figure 23. Illustration of 2-Pole Low-Pass Filtering

DRIVING CHARGE REDISTRIBUTION ADCS

When driving CMOS ADCs, such as those embedded in popular microcontrollers, the charge injection (ΔQ) can cause a significant deflection in the output voltage of the AD8203. Though generally of short duration, this deflection may persist until after the sample period of the ADC has expired, due to the relatively high open-loop output impedance of the AD8203. Including an R-C network in the output can significantly reduce the effect. The capacitor helps to absorb the transient charge, effectively lowering the high frequency output impedance of the AD8203. For these applications, the output signal should be taken from the midpoint of the $R_{LAG} - C_{LAG}$ combination as shown in Figure 24.

Since the perturbations from the analog-to-digital converter are small, the output impedance of the AD8203 will appear to be low. The transient response will, therefore, have a time constant governed by the product of the two LAG components, $C_{LAG} \times R_{LAG}$. For the values shown in Figure 24, this time constant is programmed at approximately 10 μs . Therefore, if samples are taken at several tens of microseconds or more, there will be negligible charge stack-up.





Figure 24. Recommended Circuit for Driving CMOS A/D

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 25. 8-Lead Standard Small Outline Package [SOIC]
 Narrow Body (R-8)
 Dimensions shown in millimeters (inches)

ORDERING GUIDE

Models	Temperature Package	Package Description	Package Outline
AD8203YR	-40°C to +125°C	SOIC	R-8
AD8203YR-REEL	-40°C to +125°C	SOIC	R-8
AD8203YR-REEL7	-40°C to +125°C	SOIC	R-8
AD8203CHIPS	-40°C to +150°C		DIE Form
AD8203CSURF	-40°C to +150°C		DIE Form