# SN74LVC112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

JANUARY 1993

- Space-Saving Package Option:
   Shrink Small-Outline Package (DB)
   Features EIAJ 0.65-mm Lead Pitch
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident Wave Switching for Line Impedances of 50  $\Omega$  or Greater
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline and Thin Shrink Small-Outline Packages

# 



### description

This dual negative-edge-triggered J-K flip-flop is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. The SN74LVC112 can perform as a toggle flip-flop by tying J and K high.

The SN74LVC112 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LVC112 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

INPUTS			OUTPUTS			
PRE	CLR	CLK	J	K	ď	۵
L	Н	Х	Х	Х	Н	٦
Н	L	X	X	X	L	н
L	L	X	Х	x	H <sup>†</sup>	Нţ
Н	Н	$\downarrow$	L	L	$Q_0$	$\overline{\mathbf{Q}}_0$
Н	Н	$\downarrow$	Н	L	Н	L
Н	Н	$\downarrow$	L	Н	L	Н
Н	Н	$\downarrow$	Н	Н	Toggle	
Н	Н	Н	Х	Х	$Q_0$	$\overline{Q}_0$


<sup>&</sup>lt;sup>†</sup> This configuration is nonstable; that is, it will not persist when PRE or CLR returns to its inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated.




# **SN74LVC112** DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET JANUARY 1993

# logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram, each flip-flop (positive logic)



# SN74LVC112 DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

JANUARY 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> 0.5	V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	5 V to 4.6 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)0.5 V to V	$I_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ } < 0)$	50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	. ±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	. ±50 mA
Continuous current through V <sub>CC</sub> or GND pins	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air): DB package	0.4 W
DW package	0.85 W
PW package	0.4 W
Storage temperature range	C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

### recommended operating conditions (see Note 3)

		MI	N	MAX	UNIT
Vcc	Supply voltage	2.	7	3.6	٧
V <sub>IH</sub>	High-level input voltage V <sub>CC</sub> = 2.7	V to 3.6 V	2		٧
VIL	Low-level input voltage V <sub>CC</sub> = 2.7	V to 3.6 V		0.8	٧
VI	Input voltage		0	Vcc	٧
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	٧
Гон	V <sub>CC</sub> = 2.7 V	v		-12	mA
	High-level output current $V_{CC} = 3 V$			-24 <sup>‡</sup>	IIIA
loL	V <sub>CC</sub> = 2.7 V	V		12	A
	Low-level output current $V_{CC} = 3 V$			24 <sup>‡</sup>	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature	-4	0	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



<sup>&</sup>lt;sup>‡</sup> Current duty cycle ≤ 50%, f ≥ 1 kHz

# DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET JANUARY 1993 **SN74LVC112**

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	v <sub>cc</sub> †	MIN	TYP MAX	UNIT	
V <sub>IK</sub>	I <sub>I</sub> = -18 mA		2.7 V		-1.2	٧
Voн	I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> -0.2		
	I <sub>OH</sub> = -12 mA		2.7 V	2.2		<sub>v</sub>
			3 V	2.4		7 °
	l <sub>OH</sub> = −24 mA		3 V	2		1
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA		MIN to MAX		0.2	
	I <sub>OL</sub> = 12 mA		2.7 V		0.4	1 v
	I <sub>OL</sub> = 24 mA		3 V		0.55	1
l <sub>l</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V		±5	μА
loz	V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V		±10	μА
lcc	V <sub>I</sub> = V <sub>CC</sub> or GND,	I <sub>O</sub> = 0	3.6 V		20	μА
Δl <sub>CC</sub>	V <sub>CC</sub> = 3 V to 3.6 V, Other inputs at V <sub>CC</sub> or GND	One input at V <sub>CC</sub> - 0.6 V,			500	μА
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V	1	TBD	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		TBD	pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.