Am2919

Quad Register with Dual Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Four D-type flip-flops
- Two sets of three-state outputs
- · Polarity control on one set of outputs
- Buffered common clock enable

- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


GENERAL DESCRIPTION

The Am2919 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements of the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (\overline{OE}) input is LOW. When the appropriate \overline{OE} input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs—W and Y—are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am2919 is packaged in a space-saving (0.3-inch row spacing) 20-pin package.


BLOCK DIAGRAM




RELATED PRODUCTS

Part No.	Description
Am25LS2519	Quad Register
Am25LS2518	Quad D Register

CONNECTION DIAGRAM Top View




L-20-1




*F-20 pin configuration identical to D-20, P-20.

Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations PC DC, DCB, DM, DMB FM, FMB LC, LCB, LM, LMB XC, XM		
Am2912	DC, DCB, DM, DMB FM, FMB LC, LCB, LM, LMB	

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION


Pin No.	Name	1/0	Description
1, 4, 13, 16	Di	i	Any of the four D flip-flop data lines.
17	Ē	1	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	СР	1	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	OE-W, OE-Y	1	Output Enable. When $\overline{\text{OE}}$ is LOW, the register is enabled to the output. When HIGH, the output is in the high-impedance state. The $\overline{\text{OE-W}}$ controls the W set of outputs, and $\overline{\text{OE-Y}}$ controls the Y set.
3, 6, 11, 14	Yi	0	Any of the four non-inverting three-state output lines.
2, 5, 12, 15	W _i	0	Any of the four three-state outputs with polarity control.
18	POL	1	Polarity Control. The W _i outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	CLR	1 —	Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.

GUARANTEED LOADING RULES OVER OPERATING RANGE (In Unit Loads)

A Low-Power Schottky TTL Unit Load is defined as $20\mu\text{A}$ measured at 2.7V HIGH and -0.36mA measured at 0.4V LOW.

Pin	input/	Input		utput IIGH		utput .OW
No.'s	Output	Load	MIL	COM'L	MIL	COM'L
1	D ₀	1.0	-			
2	w _o	-	50	130	33	33
3	Y ₀	-	50	130	33	33
4	D ₁	1.0				
5	W ₁	_	50	130	33	33
6	Y1	-	50	130	33	33
7	OE-W	1.0		_		
8	ŌĒ-Ÿ	1.0				-
9	СР	1.0				
10	GND	-	_		· <u>-</u>	
11	Y ₂		50	130	33	33
12	W ₂		50	130	33	33
13	D ₂	1.0	_			
14	Y3	-	50	130	33	33
15	W ₃	-	50	130	33	33
16	D ₃	1.0	-	-		
17	Ē	1.0	_			
18	POL	1.0	_	_		
19	CLR	1.0	_			
20	Vcc	-	_		_	

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

FUNCTION TABLE

		Inputs						Internal	Outputs		
Function	СР	Di	Ē	CLR	POL	OE-W	OE-Y	Q	Wi	Yi	
Output Three-State Control	X X X	X X X	X X X	X X X	X X X	HLHL	L H H L	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Enabled	
W _i Polarity	X	X	X	X X	L H	L L	L L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting	
Asynchronous Clear	X	X	X	L L	H H	L	L L	L L	L H	L L	
Clock Enabled	1 1	XLLHH	HLLL	1111	X H L	X L L	X L L	NC L L H	NC L H	NC L L H	

L = LOW

APPLICATION



AF001850

The Am2919 provides for easy control of the selection of source and destination register addresses for the Am2901. These controls can emanate from both the instruction register and the pipeline register. The control is accomplished by three-state action at the Am2919 outputs. Four different register outputs can be selected by the B address which is the destination register in the Am2901. Two registers can be selected for the Am2901 A input which is a second RAM source.

The other pair of three-state outputs can be used for function control select as shown with the Am2921. Here, bit set, bit clear, bit toggle and bit test on any of the 16 bits can be performed.

H = HIGH

Z = High Impedance

NC = No Change
X = Don't Care
1 = LOW-to-HIGH Transition

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
(Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limit	s over which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
	T	MIL, I _{OH} = -1.0mA		2.4	3.4			
VOH	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _H or V _{IL}	COM'L, IOH	= -2.6mA	2.4	3.4		Volts
			I _{OL} = 4.0mA				0.4	
M	Output LOW Voltage	V _{CC} = MIN,	IOL = 8.0mA				0.45	Volts
VOL	Culput LOW Voltage	VIN = VIH or VIL	I _{OL} = 12mA				0.5	
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
		Cuerostand input los	ical I OWi	MIL			0.7]
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs		COM'L			0.8	Volts
Vı	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA					- 1.5	Volts
lil.	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.	4V			<u> </u>	-0.36	mA
het .	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.	7V			L	20	μΑ
11	Input HIGH Current	V _{CC} = MAX, V _{IN} = 7.	0V				0.1	mA
	Off State (Ulich Impodence)		V _O = 0.4V			ļ	-20	
lo	Off-State (High-Impedance) Output Current	$V_{CC} = MAX$ $V_O = 2.4V$				20	μΑ	
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			-15		-85	mA
	<u> </u>			MIL		24	36]
Icc	Power Supply Current (Note 4)	V _{CC} ≠ MAX		COM'L		24	39	mA

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. Inputs grounded: outputs open.

SWITCHING CHARACTERISTICS ($T_A = +25$ °C, $V_{CC} = 5.0$ V)

Parameters	Description	on	Test Conditions	Min	Тур	Max	Units	
t _{PHL}	Clock to Yi		"		22	33		
t _{PHL}	Clock to T				20	30	ns	
tpLH	Clock to Wi				24	36		
[†] PHL	(Either Polarity)				24	36	ns	
t _{PHL}	Clear to Yi				29	43	ns	
t _{PLH}	Clear to Wi				25	37		
t _{PHL}	Clear to Wi				30	45	ns	
t _{PLH}	Dolority to Mi				23	34		
t _{PHL}	Polarity to W _i		C _L = 15pF		25	37	ns	
t _{pw}	Clear		$H_L = 2.0 k\Omega$	18			ns	
	t _{pw} Clock Pulse Width	LOW		15			ns	
чрw		HIGH		18			l lis	
ts	Data			15			ns	
t _h	Data			5			ns	
ts	Data Enable			20			ns	
th	Data Enable			0			ns	
ts	Set-up Time, Clear Recovery (Inactive) to Clo	ock		20	15		ns	
t _{ZH}	Out-of Frankla to Million V	,			11	17		
^t ZL	Output Enable to W or Y				13	20	ns	
t _{HZ}	Outro A Frankla da Mil ar V	,	C _L = 5.0pF		13	20		
tLZ	Output Enable to W or Y		$R_L = 2.0k\Omega$		11	17	ns	
f _{max}	Maximum Clock Frequence	cy (Note 1)	$C_L = 15pF$ $R_L = 2.0k\Omega$	35	45		MHz	

Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

				Comm	nercial	Mili	tary	
				Am	2919	Am2919		
Parameters	Description	Description		Min Max		Min Max		Units
[†] PLH	0		•		39		42	ns
t _{PHL}	Clock to Yi			39		45	110	
tpLH	Clock to Wi				41		43	ns
t _{PHL}	(Either Polarity)				44		48	
tpHL	Clear to Yi				52		58	ns
tplH	Clear to Wi				42		43	ns
tpHL	Clear to VV				51		53	
tplH	Polarity to Wi				41		45	ns
tpHL			C _L = 50pF		42		44	
t _{pw}	Clear		$R_L = 2.0k\Omega$	20		20	ļ	ns
Clock		LOW		20		20		ns
tpw	Clock	HIGH		20		20		
ts	Data			15		15		ns
th	Data			10		10	<u> </u>	ns
ts	Data Enable			25		25	<u> </u>	ns
th	Data Enable			0		0		ns
ts	Set-up Time, Clear Recovery (Inactive) to C	Clock		23		24		ns
t _{ZH}	Output Enable to Wi or	V:			24		27	ns
^t ZL	Output Enable to W of	'1			29		35	<u> </u>
tHZ	Output Enable to Wi or	Y:	C _L = 5.0pF		33		45	ns
tLZ	Output Enable to W of	''	$R_L = 2.0k\Omega$		22		26	
f _{max}	Maximum Clock Frequer	ncy (Note 1)	$C_L = 50pF$ $R_L = 2.0k\Omega$	30		25		MHz

^{*}Switching Characteristics' performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.