JULY 1993

•	Output Ports Have Equivalent 22-Ω Series
	Resistors, So No External Resistors Are
	Required

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Member of the Texas Instruments Widebus™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes
  PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

#### SN54LVT162374... WD PACKAGE SN74LVT162374... DGG OR DL PACKAGE (TOP VIEW)

10E	I. U	48 11CLK
	1	
101 🛚		47 1D1
1Q2 🛭		46 1D2
GND [		45 GND
1Q3 🛚	5	44 1 1D3
1Q4 [		43 D4
v <sub>cc</sub> [	7	42 V <sub>CC</sub>
1Q5 []		41 1D5
106 🛭		40 1D6
GND 🛭		39 GND
1Q7 🏻		38 2 1D7
1Q8 🏻		37 D8
2Q1 [		36 2D1
202		35 2D2
GND [		34 GND
2Q3 [	16	33 D3
2Q4 [		32 <b>]</b> 2D4
v <sub>cc</sub> [	18	31 V <sub>CC</sub>
2Q5 L	19	30 D 2D5
2Q6 [	20	29 🛭 2D6
GND [	21	28 GND
2Q7 [	22	27 D7
2Q8 [	23	26 2D8
20E [		25 2CLK
	ı	

#### description

The 'LVT162374 is a 16-bit edge-triggered D-type flip-flop with 3-state outputs designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'LVT162374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable  $(\overline{OE})$  input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Widebus is a trademark of Texas Instruments Incorporated



JULY 1993

### description (continued)

The outputs, which are designed to source or sink up to 12 mA, include  $22-\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVT162374 is available in Tl's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162374 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74LVT162374 is characterized for operation from  $-40^{\circ}$ C to 85°C.

### FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
OE	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	L	Х	$Q_0$
н	X	X	Z

### logic symbol†


#### 10E 1EN 48 1CLK > C1 24 20E 2EN 2CLK > C2 47 2 1D1 1D 1 ▽ 1Q1 46 3 1D2 1Q2 44 5 1D3 1Q3 43 6 1D4 1Q4 41 8 1D5 1Q5 40 9 1D6 1Q6 38 11 1D7 1Q7 37 12 1D8 1Q8 36 13 2D1 2D 2Q1 2 ▽ 35 14 2D2 2Q2 33 16 2D3 2Q3 32 17 2D4 2Q4 30 19 2D5 2Q5 29 20 2D6 2Q6 27 22 2D7 2Q7 26 23 2D8 2Q8

### † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



To Seven Other Channels





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high state or power-off state, VO (see Note 1	
Current into any output in the low state, IO	· ·
Current into any output in the high state, IO (see Note 2)	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air): DGG package	
DL package	
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will only flow when the output is in the high state and  $V_O > V_{CC}$ .

### recommended operating conditions

			SN54LV	T162374	SN74LVT162374		UNIT
L			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage		2.7	3.6	2.7	3.6	٧
ViH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			8.0		8.0	V
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current			-12		-12	mA
loL	Low-level output current			12		12	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature	<u> </u>	-55	125	-40	85	°C



JULY 1993

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS			SN54LVT162374		SN74LVT162374		LINUT
PARAMETER				MIN	MAX	MIN	MAX	UNIT
VIK	V <sub>CC</sub> = 2.7 V,	l <sub>l</sub> = −18 mA			-1.2		-1.2	V
Voн	V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = – 12 mA		2		2		٧
VOL	V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.8		8.0	٧
	$V_{CC} = 0$ or $MAX^{\ddagger}$ ,	V <sub>I</sub> = 5.5 V			10		10	μΑ
l.	$V_{CC} = 3.6 \text{ V},$	V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins		±1		±1	
lį	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$	Doto pino		1		1	
	$V_{CC} = 3.6 \text{ V},$	V <sub>j</sub> = 0	Data pins		-5		-5	
loff	$V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 4.5 V					±100	μΑ
ha in	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A inputo	75		75		^
l(hold)	ACC = 2 A	V <sub>I</sub> = 2 V	A inputs	-75		-75		μА
<sup>I</sup> OZH	$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			1		1	μА
IOZL	$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			-1		-1	μA
			Outputs high		0.19		0.1	
loo	VCC = $3.6 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC} \text{ or GND}$	$I_{O} = 0$ ,	Outputs low		5		5	mA
,CC		V <sub>I</sub> = V <sub>CC</sub> or GND Outputs disabled			0.19		0.1	IIIA
ΔICC§	V <sub>CC</sub> = 3 V to 3.6 V, Other inputs at V <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, or GND			0.2		0.2	mA
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0							pF
Co	V <sub>O</sub> = 3 V or 0		•					рF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.