



Integrated Device Technology, Inc.

# HIGH-SPEED BiCMOS NON-INVERTING BUFFER TRANSCEIVER

**ADVANCE INFORMATION**  
**IDT54/74FBT245**  
**IDT54/74FBT245A**  
**IDT54/74FBT245C**

## FEATURES:

- IDT54/74FBT245 equivalent to the 54/74BCT245
- IDT54/74FBT245A 25% faster than the 245
- IDT54/74FBT245C 10% faster than the 245A
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS Buffer Transceivers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.



The IDT54/74FBT245 series of 8-bit non-inverting, bidirectional buffers have 3-state outputs and are intended for bus interface applications. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports. Receive (active LOW) enables data from B ports to A ports. The Output Enable (OE) input, when HIGH, disables both A and B ports by placing them in the high impedance state.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



2646 drw 02

BiCEMOS is a trademark of Integrated Device Technology Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**JUNE 1990**

6

**PIN DESCRIPTION**

Pin Names	Description
$\overline{OE}$	Output Enable Input (Active LOW)
T/R	Transmit/Receive Input
A0 – A7	Side A Inputs or 3-State Outputs
B0 – B7	Side B Inputs or 3-State Outputs


2646 tbl 01

**FUNCTION TABLE<sup>(1)</sup>**

Inputs		Outputs
$\overline{OE}$	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High Z State

2646 tbl 02

**LOGIC SYMBOL**



2646 drw 03

**NOTE:**

- 1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

**NOTE:**

2646 tbl 03

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5V unless otherwise noted

**CAPACITANCE** ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COU	Output Capacitance	VOUT = 0V	8	pF

**NOTE:**

2646 tbl 04

- 1. This parameter is measured at characterization but not tested

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max. V <sub>I</sub> = 2.7V	—	—	10	μA	
		Except I/O Pins I/O Pins	—	—	60		
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max. V <sub>I</sub> = 0.5V	—	—	-10	μA	
		Except I/O Pins I/O Pins	—	—	-60		
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>I</sub> = 5.5V	—	—	100	μA	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	—	-0.7	-1.2	V	
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>	-75	—	-225	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.3	—	V
			I <sub>OH</sub> = -18mA MIL. I <sub>OH</sub> = -24mA COM'L.	2.0	3.0	—	V
V <sub>OL</sub>	Output LOW Voltage		I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.3	0.55	V
V <sub>H</sub>	Input Hysteresis	V <sub>CC</sub> = 5V	—	200	—	mV	
I <sub>OFF</sub>	Bus Leakage Current	V <sub>CC</sub> = 0V, V <sub>O</sub> = 4.5V	—	—	100	μA	
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = GND or V <sub>CC</sub>	—	0.2	1.5	mA	

**NOTES:**

- 1 For conditions shown as Max or Min., use appropriate value specified under Electrical Characteristics for the applicable device type
- 2 Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

2646 D1 05

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current (Inputs TTL HIGH)	VCC = Max. VIN = 3.4V <sup>(3)</sup>	—	—	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>(4)</sup>	VCC = Max., Outputs Open $\overline{OE} = GND$ , T/ $\overline{R} = GND$ or Vcc One Input Toggling 50% Duty Cycle	—	—	0.25	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(5)</sup>	VCC = Max., Outputs Open f <sub>i</sub> = 10MHz, 50% Duty Cycle	—	—	4.0	mA
		T/ $\overline{R} = \overline{OE} = GND$ One Bit Toggling	—	—	5.0	
		VCC = Max., Outputs Open f <sub>i</sub> = 2.5MHz, 50% Duty Cycle	—	—	6.5 <sup>(5)</sup>	mA
		T/ $\overline{R} = \overline{OE} = GND$ Eight Bits Toggling	—	—	14.5 <sup>(5)</sup>	

**NOTES:**

2646 D 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at VCC = 5.0V, +25°C ambient, and maximum loading.
- Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input (VIN = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FBT245				IDT54/74FBT245A				IDT54/74FBT245C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A to B, B to A	CL = 50pF RL = 500Ω	1.5	7.0	—	—	1.5	4.9	—	—	1.5	4.1	—	—	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to A or B		1.5	10.9	—	—	1.5	6.2	—	—	1.5	5.8	—	—	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to A or B		1.5	9.1	—	—	1.5	5.0	—	—	1.5	4.8	—	—	
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time T/ $\overline{R}$ to A or B		1.5	10.9	—	—	1.5	6.2	—	—	1.5	5.8	—	—	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time T/ $\overline{R}$ to A or B		1.5	9.1	—	—	1.5	5.0	—	—	1.5	4.8	—	—	


**NOTES:**

2646 D 07

- See test circuit and waveforms.
- Minimum limits are guaranteed but not tested on Propagation Delays

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

#### DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

2646 bl 08


### SET-UP, HOLD AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY



### ENABLE AND DISABLE TIMES




#### NOTES

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 10$  MHz; Z<sub>0</sub>  $\leq 50\Omega$ ; t<sub>r</sub>  $\leq 2.5$ ns; t<sub>a</sub>  $\leq 2.5$ ns

2646 drw 05

**ORDERING INFORMATION**



2646 drw 04