SCLS365E - MAY 1997 - REVISED JANUARY 2000

- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Operation From Very Slow Input Transitions
- Temperature-Compensated Threshold Levels
- High Noise Immunity
- Same Pinouts as 'AHC00
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'AHC132 devices are quadruple positive-NAND gates designed for 2-V to 5.5-V V_{CC} operation.

 V_{CC} operation.


These devices perform the Boolean function $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals.


These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The SN54AHC132 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC132 is characterized for operation from –40°C to 85°C.

SN54AHC132 . . . J OR W PACKAGE SN74AHC132 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHC132 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

	`	
INP	JTS	OUTPUT
Α	В	Υ
Н	Н	L
L	Χ	Н
Х	L	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated.



SN54AHC132, SN74AHC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS


SCLS365E - MAY 1997 - REVISED JANUARY 2000

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$)		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _C		
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		
Continuous current through V _{CC} or GND		
Package thermal impedance, θ _{.IA} (see Note 2)): D package	86°C/W
, 3 /1, .	DB package	96°C/W
	DGV package	127°C/W
	N package	80°C/W
	PW package	113°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS365E - MAY 1997 - REVISED JANUARY 2000

recommended operating conditions (see Note 3)

			SN54A	HC132	SN74AI	HC132	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
٧ı	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	Vcc	0	VCC	V
		V _{CC} = 2 V		-50		-50	μΑ
lон	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$,4	-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$	(C)	-8		-8	IIIA
		V _{CC} = 2 V	ŽQ	50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	Q.	4		4	mA
	$V_{CC} = 5 V \pm 0$			8		8	IIIA
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T,	λ = 25°C		SN54AI	HC132	SN74AHC132		UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP M	IAX	MIN	MAX	MIN	MAX	UNII
V _{T+}		3 V	1.2		2.2	1.2	2.2	1.2	2.2	
Positive-going		4.5 V	1.75	3	3.15	1.75	3.15	1.75	3.15	V
input threshold voltage		5.5 V	2.15	3	3.85	2.15	3.85	2.15	3.85	
V _T _		3 V	0.9		1.9	0.9	1.9	0.9	1.9	
Negative-going		4.5 V	1.35	2	2.75	1.35	2.75	1.35	2.75	V
input threshold voltage		5.5 V	1.65	3	3.35	1.65	3.35	1.65	3.35	
437		3 V	0.3		1.2	0.3	1.2	0.3	1.2	
ΔV_T Hysteresis ($V_{T+} - V_{T-}$)		4.5 V	0.4		1.4	0.4	1.4	0.4	1.4	V
, e.e. e e e e e e e e e		5.5 V	0.5		1.6	0.5	1.6	0.5	1.6	
		2 V	1.9	2		1.9	NE P	1.9		V
	I _{OH} = -50 μA	3 V	2.9	3		2.9	2~	2.9		
Voн		4.5 V	4.4	4.5		4.4		4.4		
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V		C	0.36		0.5		0.44	
	$I_{OL} = 8 \text{ mA}$	4.5 V		C	0.36		0.5		0.44	
Ι _Ι	$V_I = V_{CC}$ or GND	0 V to 5.5 V		±	<u>⊦</u> 0.1		±1*		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		1.9	10				10	pF

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.



SN54AHC132, SN74AHC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SCLS365E - MAY 1997 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	չ = 25°C	;	SN54Al	HC132	SN74AI	HC132	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A or B		C _I = 15 pF		5.6*	11.9*	1*	1 4*	1	14	ns
t _{PHL}	AUB	· ·	CL = 15 pr		5.6*	11.9*	1*	14*	1	14	115
t _{PLH}	A or B		C: - 50 pE		7.6	15.4	P10	17.5	1	17.5	nc
^t PHL	A or B	r	С _L = 50 pF		7.6	15.4	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	17.5	1	17.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	λ = 25°C	;	SN54AH	1C132	SN74AI	HC132	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or B	V	C _I = 15 pF		3.9*	7.7*	1*	9*	1	9	ns
^t PHL	AOIB	'	CL = 15 pr		3.9*	7.7*	1*0	9*	1	9	115
t _{PLH}	A or B	V	C: - 50 pF		5.3	9.7	P10	11	1	11	no
^t PHL		AUIB	Y $C_L = 50 \text{ pF}$		5.3	9.7	'81	11	1	11	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	Quiet output, minimum dynamic V _{OL}	SN7	UNIT		
	PARAMETER	SN74AHC132 MIN TYP MAX 0.45 0.8 -0.35 -0.8 4.8 3.5	UNIT		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.45	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.35	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		4.8		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	11	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated