



## DM54LS173A/DM74LS173A TRI-STATE® 4-Bit D-Type Register

### General Description

This four-bit register contains D-type flip-flops with totem-pole TRI-STATE® outputs, capable of driving highly capacitive or low-impedance loads. The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.


Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the truth table.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

### Features

- TRI-STATE outputs interface directly with system bus
- Gated output control lines for enabling or disabling the outputs
- Fully independent clock eliminates restrictions for operating in one of two modes:
  - Parallel load
  - Do nothing (hold)
- For application as bus buffer registers

### Connection Diagram



Order Number **DM54LS173AJ, DM74LS173AM or DM74LS173AN**

See NS Package Number **J16A, M16A or N16A**

### Function Table

Clear	Clock	Inputs			Data D	Output Q
		Data Enable		Data D		
		G1	G2			
H	X	X	X	X	L	
L	L	X	X	X	Q <sub>0</sub>	
L	↑	H	X	X	Q <sub>0</sub>	
L	↑	X	H	X	Q <sub>0</sub>	
L	↑	L	L	L	L	
L	↑	L	L	H	H	

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

H = High Level (Steady State)

L = Low Level (Steady State)

↑ = Low-to-High Level Transition

X = Don't Care (Any Input Including Transitions)

Q<sub>0</sub> = The Level of Q Before the Indicated Steady State Input Conditions Were Established.

**Absolute Maximum Ratings** (Note)

Specifications for Military/Aerospace products are not contained in this datasheet. Refer to the associated reliability electrical test specifications document.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

Symbol	Parameter	DM54LS173A			DM74LS173A			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.7			0.8	V
I <sub>OH</sub>	High Level Output Current			-1			-2.6	mA
I <sub>OL</sub>	Low Level Output Current			12			24	mA
f <sub>CLK</sub>	Clock Frequency (Note 1)	0		30	0		30	MHz
	Clock Frequency (Note 2)	0		20	0		20	MHz
t <sub>w</sub>	Pulse Width (Note 3)	Clock	17		17			ns
		Clear	17		17			
t <sub>SU</sub>	Setup Time (Note 3)	Enable	17		17			ns
		Data	10		10			
t <sub>H</sub>	Hold Time (Note 3)	Enable	0		0			ns
		Data	0		0			
t <sub>REL</sub>	Clear Release Time	10			10			ns
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C

Note 1: C<sub>L</sub> = 45 pF, R<sub>L</sub> = 667Ω, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

Note 2: C<sub>L</sub> = 150 pF, R<sub>L</sub> = 667Ω, T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

Note 3: T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V.

**Electrical Characteristics** over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.4			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM54	0.25	0.4	V
			DM74	0.35	0.5	
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min	DM74	0.25	0.4	
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V			0.1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-0.4	mA
I <sub>OZH</sub>	Off-State Output Current with High Level Output Voltage Applied	V <sub>CC</sub> = Max, V <sub>O</sub> = 2.7V V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			20	μA
I <sub>OZL</sub>	Off-State Output Current with Low Level Output Voltage Applied	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.4V V <sub>IH</sub> = Min, V <sub>IL</sub> = Max			-20	μA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 5)	DM54	-20	-100	mA
			DM74	-20	-100	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 6)		17	30	mA

### Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 667\Omega$				Units
			$C_L = 45\text{ pF}$		$C_L = 150\text{ pF}$		
			Min	Max	Min	Max	
$f_{MAX}$	Maximum Clock Frequency		30		20		ns
$t_{PLH}$	Propagation Delay Time Low to High Level Output	Clock to Output		25		34	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Clock to Output		30		40	ns
$t_{PHL}$	Propagation Delay Time High to Low Level Output	Clear to Output		30		40	ns
$t_{PZH}$	Output Enable Time to High Level Output	Output Control (M or N) to Any Q	7	21	9	34	ns
$t_{PZL}$	Output Enable Time to Low Level Output	Output Control (M or N) to Any Q	7	27	9	45	ns
$t_{PHZ}$	Output Disable Time from High Level Output (Note 7)	Output Control (M or N) to Any Q	3	17			ns
$t_{PLZ}$	Output Disable Time from Low Level Output (Note 7)	Output Control (M or N) to Any Q	3	20			ns


**Note 4:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

**Note 5:** Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Note 6:**  $I_{CC}$  is measured with all outputs open: Clear grounded after a momentary 4.5V; N, G1, G2 and all data inputs grounded; and the CLOCK and M input at 4.5V.

**Note 7:**  $C_L = 5\text{ pF}$ .

Logic Diagram



TL/F/6403-2