

T-46-07-05



**MC14508B**

**CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

**DUAL 4-BIT LATCH**

The MC14508B dual 4-bit latch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. The part consists of two identical, independent 4-bit latches with separate Strobe (ST) and Master Reset (MR) controls. Separate Disable inputs force the outputs to a high impedance state and allow the devices to be used in time sharing bus line applications.

These complementary MOS latches find primary use in buffer storage, holding register, or general digital logic functions where low power dissipation and/or high noise immunity is desired.

- 3-State Output
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load over the Rated Temperature Range.

**MAXIMUM RATINGS\*** (Voltages Referenced to V<sub>SS</sub>)




Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient), per Pin	± 10	mA
P <sub>D</sub>	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.  
 †Temperature Derating: Plastic "P" Package: -12mW/°C from 85°C to 125°C  
 Ceramic "L" Package: -12mW/°C from 100°C to 125°C

**TRUTH TABLE**

MR	ST	Disable	D3	D2	D1	D0	Q3	Q2	Q1	Q0
0	1	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	0	0	0	1
0	1	0	0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	1	0	0	0
0	1	0	1	0	0	1	0	0	0	0
0	1	0	1	1	0	0	1	0	0	0
0	1	0	1	1	1	0	1	0	0	0
0	0	0	X	X	X	X				Latched
1	X	0	X	X	X	X	0	0	0	0
X	X	1	X	X	X	X				High Impedance

X = Don't Care





**ORDERING INFORMATION**

A Series: -65°C to +125°C  
 MC14XXXBAL (Ceramic Package Only)

C Series: -40°C to +85°C  
 MC14XXXBCP (Plastic Package)  
 MC14XXXBCL (Ceramic Package)

**BLOCK DIAGRAM**



V<sub>DD</sub> = Pin 24  
 V<sub>SS</sub> = Pin 12



MC14508B

T-46-07-05

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> V <sub>Dc</sub>	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level VOL	5.0	—	0.05	—	0	0.05	—	0.05	V <sub>Dc</sub>
		10	—	0.05	—	0	0.05	—	0.05	
		15	—	0.05	—	0	0.05	—	0.05	
	"1" Level VOH	5.0	4.95	—	4.95	5.0	—	4.95	—	V <sub>Dc</sub>
		10	9.95	—	9.95	10	—	9.95	—	
		15	14.95	—	14.95	15	—	14.95	—	
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 V <sub>Dc</sub> ) (V <sub>O</sub> = 9.0 or 1.0 V <sub>Dc</sub> ) (V <sub>O</sub> = 13.5 or 1.5 V <sub>Dc</sub> )	"0" Level V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	V <sub>Dc</sub>
		10	—	3.0	—	4.50	3.0	—	3.0	
		15	—	4.0	—	6.75	4.0	—	4.0	
	"1" Level V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	V <sub>Dc</sub>
		10	7.0	—	7.0	5.50	—	7.0	—	
		15	11.0	—	11.0	8.25	—	11.0	—	
Output Drive Current (AL Device) (VOH = 2.5 V <sub>Dc</sub> ) (VOH = 4.6 V <sub>Dc</sub> ) (VOH = 9.5 V <sub>Dc</sub> ) (VOH = 13.5 V <sub>Dc</sub> )	Source I <sub>OH</sub>	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mA <sub>Dc</sub>
		10	-1.6	—	-1.3	-2.25	—	-0.9	—	
		15	-4.2	—	-3.4	-8.8	—	-2.4	—	
	Sink I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—	mA <sub>Dc</sub>
		10	1.6	—	1.3	2.25	—	0.9	—	
		15	4.2	—	3.4	8.8	—	2.4	—	
Output Drive Current (CL/CP Device) (VOH = 2.5 V <sub>Dc</sub> ) (VOH = 4.6 V <sub>Dc</sub> ) (VOH = 9.5 V <sub>Dc</sub> ) (VOH = 13.5 V <sub>Dc</sub> )	Source I <sub>OH</sub>	5.0	-2.5	—	-2.1	-4.2	—	-1.7	—	mA <sub>Dc</sub>
		10	-1.3	—	-1.1	-2.25	—	-0.9	—	
		15	-3.6	—	-3.0	-8.8	—	-2.4	—	
	Sink I <sub>OL</sub>	5.0	0.52	—	0.44	0.88	—	0.36	—	mA <sub>Dc</sub>
		10	1.3	—	1.1	2.25	—	0.9	—	
		15	3.6	—	3.0	8.8	—	2.4	—	
Input Current (AL Device)	I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μA <sub>Dc</sub>
Input Current (CL/CP Device)	I <sub>in</sub>	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μA <sub>Dc</sub>
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (AL Device) (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μA <sub>Dc</sub>
		10	—	10	—	0.010	10	—	300	
		15	—	20	—	0.015	20	—	600	
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	5.0	—	20	—	0.005	20	—	150	μA <sub>Dc</sub>
		10	—	40	—	0.010	40	—	300	
		15	—	80	—	0.015	80	—	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	I <sub>T</sub> = (1.46 μA/kHz) f + I <sub>DD</sub>							μA <sub>Dc</sub>
		10	I <sub>T</sub> = (2.91 μA/kHz) f + I <sub>DD</sub>							
		15	I <sub>T</sub> = (4.37 μA/kHz) f + I <sub>DD</sub>							
Three-State Leakage Current (AL Device)	I <sub>TL</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±3.0	μA <sub>Dc</sub>
Three-State Leakage Current (CL/CP Device)	I <sub>TL</sub>	15	—	±1.0	—	±0.00001	±1.0	—	±7.5	μA <sub>Dc</sub>

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.  
 †T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) V_{1k}$$

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.008.

\*\*The formulas given are for the typical characteristics only at 25°C.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.

MC14508B

T-46-07-05


SWITCHING CHARACTERISTICS\* (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C)

Characteristic	Symbol	V <sub>DD</sub>	All Types			Unit
			Min	Typ #	Max	
Output Rise and Fall Time t <sub>TLH</sub> , t <sub>FHL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns t <sub>TLH</sub> , t <sub>FHL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns t <sub>TLH</sub> , t <sub>FHL</sub> = (0.55 ns/pF) C <sub>L</sub> + 9.5 ns	t <sub>TLH</sub> , t <sub>FHL</sub>	5.0 10 15	— — —	100 50 40	200 100 80	ns
Propagation Delay Time, Dn or MR to Q t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 135 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 57 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 35 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0 10 15	— — —	220 90 60	440 180 120	ns
Master Reset Pulse Width	t <sub>WH(R)</sub>	5.0 10 15	200 100 70	100 50 35	— — —	ns
Master Reset Removal Time	t <sub>rem</sub>	5.0 10 15	30 25 20	-15 0 0	— — —	ns
Strobe Pulse Width	t <sub>WH(S)</sub>	5.0 10 15	140 70 40	70 35 20	— — —	ns
Setup Time Data to Strobe	t <sub>su</sub>	5.0 10 15	50 20 10	25 10 5.0	— — —	ns
Hold Time Strobe to Data	t <sub>h</sub>	5.0 10 15	50 35 35	20 10 10	— — —	ns
3-State Propagation Delay Time Output "1" to High Impedance	t <sub>PHZ</sub>	5.0 10 15	— — —	55 35 30	170 100 70	ns
Output "0" to High Impedance	t <sub>PLZ</sub>	5.0 10 15	— — —	75 40 35	170 100 70	
High Impedance to "1" Level	t <sub>PZH</sub>	5.0 10 15	— — —	80 35 30	170 100 70	
High Impedance to "0" Level	t <sub>PZL</sub>	5.0 10 15	— — —	105 50 35	210 100 70	

\*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

PIN ASSIGNMENT



MC14508B

T-46-07-05

FIGURE 1 - AC WAVEFORMS






FIGURE 2 - 3-STATE AC TEST CIRCUIT AND WAVEFORMS



6



MC14508B


T-46-07-05

3-STATE MODE OF OPERATION

The MC14508B can be used in bussed systems as shown. The output terminals of N 4-bit latches can be directly wired to a bus line, and to one of the 4-bit latches selected. The selected latch controls the logic state of the bus line, and the remaining (N-1) 4-bit latches are disabled into a high impedance "off" state. The number of latches, N, which may be connected to a bus line is determined from the output drive current,  $I_{OD}$ , the 3-state or disabled output leakage current,  $I_{TL}$ , and the load current,  $I_L$ , required to drive the bus line (including fanout to other device inputs) and can be calculated by the following:


$$N = \frac{I_{OD} - I_L}{I_{TL}} + 1$$

N must be calculated for both high and low logic states of the bus line.




TYPICAL 3-STATE APPLICATIONS

EXAMPLE 1



EXAMPLE 2



6


**PACKAGE DIMENSIONS**

T-90-20

The standard package availability for each device is indicated on the front page of the individual data sheets. Dimensions for the packages are given in this chapter. Surface mount packages may be special ordered by specifying the following suffixes: "D" (narrow SOIC), "DW" (wide SOIC), or "FN" (PLCC). For example, to order a quad NOR gate, use MC14001BD.

**14-PIN PACKAGE**


**CERAMIC PACKAGE  
CASE 632-08**



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.94	0.750	0.785
B	6.23	7.11	0.245	0.280
C	3.94	5.08	0.155	0.200
D	0.39	0.50	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	3.18	4.31	0.125	0.170
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

**PLASTIC PACKAGE  
CASE 646-06**



- NOTES:
1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
  2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  4. ROUNDED CORNERS OPTIONAL.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.16	19.56	0.715	0.770
B	6.10	6.60	0.240	0.260
C	3.69	4.69	0.145	0.185
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.39	1.01	0.015	0.039

9

PACKAGE DIMENSIONS (Continued)


14-PIN PACKAGE

SOIC PACKAGE  
CASE 751A-02  
D SUFFIX

NOTES:

1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
3. CONTROLLING DIMENSION: MILLIMETER.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019



PACKAGE DIMENSIONS (Continued)

16-PIN PACKAGE

CERAMIC PACKAGE  
CASE 620-09




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
4. DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.55	0.750	0.770
B	6.10	7.36	0.240	0.290
C	—	4.19	—	0.165
D	0.39	0.53	0.015	0.021
E	1.27 BSC		0.050 BSC	
F	1.40	1.77	0.055	0.070
G	2.54 BSC		0.100 BSC	
J	0.23	0.27	0.009	0.011
K	—	5.08	—	0.200
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.39	0.88	0.015	0.035

PLASTIC PACKAGE  
CASE 648-06



NOTES:

1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
4. "F" DIMENSION IS FOR FULL LEADS.
5. ROUNDED CORNERS OPTIONAL.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.80	21.34	0.740	0.840
B	6.10	6.60	0.240	0.260
C	3.69	4.69	0.145	0.185
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.38	2.41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.39	1.01	0.015	0.040



PACKAGE DIMENSIONS (Continued)

16-PIN PACKAGE

SOIC PACKAGE  
CASE 751B-03  
D SUFFIX




NOTES:

1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
3. CONTROLLING DIMENSION: MILLIMETER.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOIC PACKAGE  
CASE 751G-01  
DW SUFFIX



NOTES:


1. DIMENSIONS A AND B ARE DATUMS AND T IS A DATUM SURFACE.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
3. CONTROLLING DIMENSION: MILLIMETER.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.15	10.45	0.400	0.411
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27 BSC		0.050 BSC	
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	10.05	10.55	0.395	0.415
	0.25	0.75	0.010	0.029

PACKAGE DIMENSIONS (Continued)

18-PIN PACKAGE

PLASTIC PACKAGE  
CASE 707-02




NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	22.22	23.24	0.875	0.915
B	6.10	6.60	0.240	0.260
C	3.56	4.57	0.140	0.180
D	0.36	0.56	0.014	0.022
F	1.27	1.78	0.050	0.070
G	2.54 BSC		0.100 BSC	
H	1.02	1.52	0.040	0.060
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

CERAMIC PACKAGE  
CASE 726-04



NOTES:

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA. AT SEATING PLANE, AT MAXIMUM MATERIAL CONDITION.
2. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIM "A" & "B" INCLUDES MENISCUS.
4. "F" DIMENSION IS FOR FULL LEADS. "HALF" LEADS ARE OPTIONAL AT LEAD POSITIONS 1, 9, 10, AND 18.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	22.35	23.11	0.880	0.910
B	6.10	7.49	0.240	0.295
C	—	5.08	—	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54 BSC		0.100 BSC	
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
K	3.18	4.32	0.125	0.170
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

9

PACKAGE DIMENSIONS (Continued)

24-PIN PACKAGE


CERAMIC PACKAGE  
CASE 623-05



- NOTES:
1. DIM "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  2. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION. (WHEN FORMED PARALLEL).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.24	32.77	1.230	1.290
B	12.70	15.49	0.500	0.610
C	4.06	5.59	0.160	0.220
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54 BSC		0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.27	0.020	0.050

PLASTIC PACKAGE  
CASE 709-02



- NOTES:
1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
  2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	31.37	32.13	1.235	1.265
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.03	0.065	0.080
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040