# GD54/74LS112 DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET

#### **Features**

- · Negative edge-triggering
- · Diode clamped inputs
- Independent input/output terminals for each flip-flop.
- · Direct set and reset inputs
- Q and Q outputs


### Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

↓=Negative Going Edge of Pulse


Q<sub>0</sub>=The output logic level before the indicated input conditions were established.

Toggle=Each output changes to the complement of its previous level on each falling edge of the clock pulse.



#### **Function Table**

	Outputs				
PR	CLR	CLK	J	K	la a
L	Н	Х	Х	Х	H L
Н	L	X	Х	Х	L H
L	L	Х	X	Х	н• н•
Н	Н	↓	L	L	$Q_{o} \overline{Q}_{o}$
Н	Н	↓	Н	L	H L
Н	н	↓	L	H	L H
Н	Н	↓	Н	H	Toggle
н	н	н	X	X	Toggle Q <sub>O</sub> Q <sub>O</sub>



<sup>\*=</sup>This configuration is nonstable: that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

# **Absolute Maximum Ratings**

•	Supply voltage, V <sub>CC</sub>	7V	1
•	Input voltage	7V	1
•	Operating free-air temperature range	)°C	;
•	Storage temperature range65°C to 150	)°C	;

# **Recommended Operating Conditions**

SYMBOL	PARAMETE	MIN	MAX	UNIT	
V <sub>cc</sub>	Supply voltage	4.75	5.25	V	
l <sub>OH</sub>	High-level output current			-0.4	mA
l <sub>OL</sub>	Low-level output current			8	mA
	Pulse width	clock high	20		
t <sub>w</sub>		clock low	25		ns
		clear or preset low	25		
f <sub>clock</sub>	Clock frequency		0	30	MHz
t <sub>su</sub>	Set up time		20↓*		ns
t <sub>h</sub>	Input hold time		0↓*		ns
T <sub>A</sub>	Operating free-air temperature		0	70	°C

<sup>\*</sup> For falling edge.

#### Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS			MIN	TYP (Note 1)	MAX	UNIT	
V <sub>IH</sub>	High-level input voltage				2			٧	
V	Low-level input voltage			54			0.7	v	
V <sub>IL</sub>	Low-level input voltage		74	74			0.8	•	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> =Min,	I <sub>i</sub> = – 18mA				<b>-</b> 1.5	٧	
V	High-level output voltage	V <sub>CC</sub> =Min,	V <sub>IL</sub> =Max	54	2.5	3.4		V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =Max,	V <sub>IH</sub> =Min	74	2.7	3.4			
		V <sub>CC</sub> =Min	I <sub>OL</sub> =4mA	54, 74		0.25	0.4	٧	
V <sub>OL</sub>	Low-level output voltage	V <sub>IL</sub> =Max V <sub>IH</sub> =Min	I <sub>OL</sub> =8mA	74	:	0.35	0.5		
			J,K				0.1		
	Input current at maximum input voltage	V <sub>CC</sub> =Max V <sub>I</sub> =7V	Clear				0.3		
l <sub>l</sub>			Preset				0.3	mA	
			Clock				0.4		
	High-level Input current	V <sub>CC</sub> =Max V <sub>I</sub> =2.7	J,K				20	 60	
1			Clear				60		
I <sub>IH</sub>			Preset				60	μΑ	
			Clock				80		
l <sub>IL</sub>	Low-level input current	V <sub>CC</sub> =Max V <sub>I</sub> =0.4V	J,K		-		-0.4	mA	
			Clear				-0.8		
			Preset	Preset			-0.8	""^	
			Clock				-0.8		
los	Short-circuit output current	V <sub>CC</sub> =Max (Note 2)			-20		-100	mA	
lcc	Supply current	V <sub>CC</sub> =Max (	Note 3)			4	6	mA	

Note 1: All typical values are at V<sub>CC</sub>=5V, T<sub>A</sub>=25°C

# Switching Characteristics, $V_{CC} = 5V$ , $T_A = 25$ °C

SYMBOL*	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION#	MIN	TYP	MAX	UNIT
f <sub>max</sub>			0 -15 -5	30	45		MHz
t <sub>PLH</sub>	Clear, preset	Q or Q	$C_L=15 \text{ pF}$ $R_1=2K\Omega$		15	20	ns
t <sub>PHL</sub>	Clock	Q 01 Q			15	20	

\*f<sub>max</sub>=maximum clock frequency

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from outputs where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V<sub>0</sub>=2.25V and 2.125V for, 54 and 74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.

<sup>\*</sup>t<sub>PLH</sub>=propagation delay time, low-to-high-level output.

<sup>\*</sup>t<sub>PHL</sub>=propagation delayt ime, high-to-low-level output.

<sup>\*</sup>For load circuit and voltage waveforms, see page 3-11.