

DATA SHEET

74LV74

Dual D-type flip-flop with set and reset;
positive-edge trigger

Product specification

1996 Nov 07

IC24 Data Handbook

Dual D-type flip-flop with set and reset; positive edge-trigger

74LV74

FEATURES

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between $V_{CC} = 2.7V$ and $V_{CC} = 3.6V$
- Typical V_{OLP} (output ground bounce) < 0.8V @ $V_{CC} = 3.3V$, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2V @ $V_{CC} = 3.3V$, $T_{amb} = 25^{\circ}C$
- Output capability: standard
- I_{CC} category: flip-flops

QUICK REFERENCE DATA

$GND = 0V$; $T_{amb} = 25^{\circ}C$; $t_r = t_f \leq 2.5\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay nCP to nQ , $n\bar{Q}$ $n\bar{S}_D$ to nQ , $n\bar{Q}$ $n\bar{R}_D$ to nQ , $n\bar{Q}$	$C_L = 15\text{ pF}$ $V_{CC} = 3.3V$	11 14 14	ns
f_{max}	Maximum clock frequency		76	MHz
C_I	Input capacitance		3.5	pF
C_{PD}	Power dissipation capacitance per flip-flop	Notes 1 and 2	24	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_I = GND$ to V_{CC}

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	-40°C to +125°C	74LV74 N	74LV74 N	SOT27-1
14-Pin Plastic SO	-40°C to +125°C	74LV74 D	74LV74 D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to +125°C	74LV74 DB	74LV74 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV74 PW	74LV74PW DH	SOT402-1

DESCRIPTION

The 74LV74 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT74.

The 74LV74 is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (S_D) and (R_D) inputs; also complementary Q and \bar{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Dual D-type flip-flop with set and reset; positive edge-triggered

74LV74


PIN CONFIGURATION

Figure 1. Pin configuration


LOGIC SYMBOL

Figure 2. Logic symbol

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 13	1RD, 2RD	Asynchronous reset-direct input (active-LOW)
2, 12	1D, 2D	Data inputs
3, 11	1CP, 2CP	Clock input (LOW-to-HIGH), edge-triggered
4, 10	1SD, 2SD	Asynchronous set-direct input (active-LOW)
5, 9	1Q, 2Q	True flip-flop outputs
6, 8	1Q-bar, 2Q-bar	Complement flip-flop outputs
7	GND	Ground (0V)
14	VCC	Positive supply voltage


LOGIC SYMBOL (IEEE/IEC)

Figure 3. IEC Logic symbol

Dual D-type flip-flop with set and reset; positive edge-triggered

74LV74


FUNCTIONAL DIAGRAM

Figure 4. Functional diagram

FUNCTION TABLE

INPUTS				OUTPUTS	
S _D	R _D	CP	D	Q	Q
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

INPUTS				OUTPUTS	
S _D	R _D	CP	D	Q _{n+1}	Q _{n+1}
H	H	↑	L	L	H
H	H	↑	H	H	L

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 ↑ = LOW-to-HIGH CP transition
 Q_{n+1} = state after the next LOW-to-HIGH CP transition


LOGIC DIAGRAM

Figure 5. Logic diagram (one flip-flop)

THE LV FAMILY

These family specifications cover the common electrical ratings and characteristics of the entire LV74LV/74LNU family, unless otherwise specified in the individual device datasheet.

This low-voltage CMOS logic family is based on Philips Semiconductors well-known HCMOS (HC) range and uses the

same well-proven fabrication process with only slight modifications. It operates from a typical supply voltage of 3.3V but can be used within the supply voltage range of 1.0V to 5.5V. With a 3.3V power supply, the speed and performance is the same as HCMOS with a 5V power supply.

Dual D-type flip-flop with set and reset; positive edge-trigger

74LV74

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134)

Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
±I _{IK}	DC input diode current	V _I < -0.5 or V _I > V _{CC} + 0.5V	20	mA
±I _{OK}	DC output diode current	V _O < -0.5 or V _O > V _{CC} + 0.5V	50	mA
±I _O	DC output source or sink current – standard outputs – bus driver outputs	-0.5V < V _O < V _{CC} + 0.5V	25 35	mA
±I _{GND} , ±I _{CC}	DC V _{CC} or GND current for types with – standard outputs – bus driver outputs		50 70	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{tot}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note ¹	1.0	3.3	5.5	V
V _I	Input voltage		0	–	V _{CC}	V
V _O	Output voltage		0	–	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics per device	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times except for Schmitt-trigger inputs	V _{CC} = 1.0V to 2.0V V _{CC} = 2.0V to 2.7V V _{CC} = 2.7V to 3.6V V _{CC} = 3.6V to 5.5V	– – – –	– – – –	500 200 100 50	ns/V

NOTE:

1. The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5V.

Dual D-type flip-flop with set and reset; positive edge-trigger

74LV74

DC CHARACTERISTICS FOR THE LV FAMILY

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			-40°C to +85°C			-40°C to +125°C			
			MIN	TYP ¹	MAX	MIN	MAX		
V _{IH}	HIGH level Input voltage	V _{CC} = 1.2V	0.9			0.9		V	
		V _{CC} = 2.0V	1.4			1.4			
		V _{CC} = 2.7 to 3.6V	2.0			2.0			
		V _{CC} = 4.5 to 5.5V	0.7*V _{CC}			0.7*V _{CC}			
V _{IL}	LOW level Input voltage	V _{CC} = 1.2V			0.3		0.3	V	
		V _{CC} = 2.0V			0.6		0.6		
		V _{CC} = 2.7 to 3.6V			0.8		0.8		
		V _{CC} = 4.5 to 5.5			0.3*V _{CC}		0.3*V _{CC}		
V _{OH}	HIGH level output voltage; all outputs	V _{CC} = 1.2V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA		1.2				V	
		V _{CC} = 2.0V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	1.8	2.0		1.8			
		V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	2.5	2.7		2.5			
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	2.8	3.0		2.8			
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; -I _O = 100µA	4.3	4.5		4.3			
V _{OH}	HIGH level output voltage; STANDARD outputs	V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; -I _O = 6mA	2.40	2.82		2.20		V	
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; -I _O = 12mA	3.60	4.20		3.50			
V _{OH}	HIGH level output voltage; BUS driver outputs	V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; -I _O = 8mA	2.40	2.82		2.20		V	
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; -I _O = 16mA	3.60	4.20		3.50			
V _{OL}	LOW level output voltage; all outputs	V _{CC} = 1.2V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0				V	
		V _{CC} = 2.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2		
		V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2		
		V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2		
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; I _O = 100µA		0	0.2		0.2		
V _{OL}	LOW level output voltage; STANDARD outputs	V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 6mA		0.25	0.40		0.50	V	
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; I _O = 12mA		0.35	0.55		0.65		
V _{OL}	LOW level output voltage; BUS driver outputs	V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 8mA		0.20	0.40		0.50	V	
		V _{CC} = 4.5V; V _I = V _{IH} or V _{IL} ; I _O = 16mA		0.35	0.55		0.65		
I _I	Input leakage current	V _{CC} = 5.5V; V _I = V _{CC} or GND			1.0		1.0	µA	
I _{OZ}	3-State output OFF-state current	V _{CC} = 5.5V; V _I = V _{IH} or V _{IL} ; V _O = V _{CC} or GND			5		10	µA	
I _{CC}	Quiescent supply current; SSI	V _{CC} = 5.5V; V _I = V _{CC} or GND; I _O = 0			20.0		40	µA	
	Quiescent supply current; flip-flops	V _{CC} = 5.5V; V _I = V _{CC} or GND; I _O = 0			20.0		80		
I _{CC}	Quiescent supply current; MSI	V _{CC} = 5.5V; V _I = V _{CC} or GND; I _O = 0			20.0		160	µA	
	Quiescent supply current; LSI	V _{CC} = 5.5V; V _I = V _{CC} or GND; I _O = 0			500		1000		
ΔI _{CC}	Additional quiescent supply current per input	V _{CC} = 2.7V to 3.6V; V _I = V _{CC} - 0.6V			500		850	µA	

NOTE:

- All typical values are measured at T_{amb} = 25°C.

Dual D-type flip-flop with set and reset; positive edge-trigger

74LV74

AC CHARACTERISTICSGND = 0V; $t_r = t_f = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	LIMITS -40 to +85 °C			LIMITS -40 to +125 °C			UNIT
				V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	
t _{PHL/t_{PLH}}	Propagation delay nCP to nQ, n \bar{Q}	Figures, 6, 8	1.2	—	70	—	—	—	—	ns
			2.0	—	24	44	—	56	—	
			2.7	—	18	28	—	41	—	
			3.0 to 3.6	—	13 ¹	26	—	33	—	
			4.5 to 5.5	—	9.5 ²	17	—	23	—	
t _{PHL/t_{PLH}}	Propagation delay n \bar{S}_D to nQ, n \bar{Q}	Figures 7, 8	1.2	—	90	—	—	—	—	ns
			2.0	—	31	46	—	58	—	
			2.7	—	23	34	—	43	—	
			3.0 to 3.6	—	17 ¹	27	—	34	—	
			4.5 to 5.5	—	12 ²	19	—	24	—	
t _{PHL/t_{PLH}}	Propagation delay n \bar{R}_D to nQ, n \bar{Q}	Figures 7, 8	1.2	—	90	—	—	—	—	ns
			2.0	—	31	46	—	58	—	
			2.7	—	23	34	—	43	—	
			3.0 to 3.6	—	17 ¹	27	—	34	—	
			4.5 to 5.5	—	12 ²	19	—	24	—	
t _w	Clock pulse width HIGH to LOW	Figure 6	2.0	34	10	—	41	—	—	ns
			2.7	25	8	—	30	—	—	
			3.0 to 3.6	20	7 ¹	—	24	—	—	
			4.5 to 5.5	15	6 ²	—	18	—	—	
t _w	Set or reset pulse width LOW	Figure 7	2.0	34	10	—	41	—	—	ns
			2.7	25	8	—	30	—	—	
			3.0 to 3.6	20	7 ¹	—	24	—	—	
			4.5 to 5.5	15	6 ²	—	18	—	—	
t _{rem}	Removal time set or reset	Figure 7	1.2	—	5	—	—	—	—	ns
			2.0	14	2	—	15	—	—	
			2.7	10	1	—	11	—	—	
			3.0 to 3.6	8	1 ¹	—	-9	—	—	
			4.5 to 5.5	6	1 ²	—	-7	—	—	
t _{su}	Set-up time nD to nCP	Figure 6	1.2	—	10	—	—	—	—	ns
			2.0	22	4	—	26	—	—	
			2.7	12	3	—	15	—	—	
			3.0 to 3.6	8	2 ¹	—	10	—	—	
			4.5 to 5.5	6	1 ²	—	8	—	—	
t _h	Hold time nD to nCP	Figure 6	1.2	—	-10	—	—	—	—	ns
			2.0	3	-2	—	3	—	—	
			2.7	3	-2	—	3	—	—	
			3.0 to 3.6	3	-2 ¹	—	3	—	—	
			4.5 to 5.5	3	-2 ²	—	3	—	—	
f _{max}	Maximum clock pulse frequency	Figure 6	2.0	14	40	—	12	—	—	MHz
			2.7	50	90	—	40	—	—	
			3.0 to 3.6	60	100 ¹	—	48	—	—	
			4.5 to 5.5	70	110 ²	—	56	—	—	

NOTE:1. Unless otherwise stated, all typical values are at $T_{amb} = 25^\circ\text{C}$.2. Typical value measured at $V_{CC} = 3.3\text{V}$.3. Typical value measured at $V_{CC} = 5.0\text{V}$.

Dual D-type flip-flop with set and reset; positive edge-triggered

74LV74

AC WAVEFORMS

$V_M = 1.5V$ at $V_{CC} \geq 2.7V \leq 3.6V$

$V_M = 0.5V * V_{CC}$ at $V_{CC} < 2.7V$ and $\geq 4.5V$

V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.




Figure 6. Waveforms showing the clock (nCP) to output (nQ , $n\bar{Q}$) propagation delays, the clock pulse width, the nD to nCP setup times, the nCP to nD hold times, the output transition times and the maximum clock pulse frequency

NOTE:

The shaded areas indicate when the input is permitted to change for predictable output performance.






Figure 7. Waveforms showing the set ($n\bar{S}_D$) and reset ($n\bar{R}_D$) input to output (nQ , $n\bar{Q}$) propagation delays, the set and reset pulse widths and the $n\bar{R}_D$ to nCP removal time

Dual D-type flip-flop with set and reset; positive edge-trigger

74LV74

TEST CIRCUIT



SWITCH POSITION

TEST	S ₁
t _{PLH} /t _{PHL}	Open
t _{PZL} /t _{PZL}	V _{S1}
t _{PZH} /t _{PZH}	GND

V _{CC}	V _I	V _{S1}
< 2.7V	V _{CC}	2 * V _{CC}
2.7–3.6V	2.7V	2 * V _{CC}
≥ 4.5 V	V _{CC}	2 * V _{CC}

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance:
See AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of
pulse generators.

SY00044


Figure 8. Load circuitry for switching times

Dual D-type flip-flop with set and reset; positive edge-triggered

74LV74

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1

**DIMENSIONS** (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT27-1	050G04	MO-001AA				92-11-17 95-03-11

Dual D-type flip-flop with set and reset;
positive edge-triggered

74LV74

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _P	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75 0.10	0.25 1.25	1.45	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069 0.0039	0.0098 0.0039	0.057 0.049	0.01	0.019 0.014	0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT108-1	076E06S	MS-012AB				91-08-10 95-01-23

Dual D-type flip-flop with set and reset;
positive edge-triggered

74LV74

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.0 0.05	0.21 1.65	1.80	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT337-1		MO-150AB				-95-02-04 96-01-18

Dual D-type flip-flop with set and reset;
positive edge-trigger

74LV74

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.10 0.05	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT402-1		MO-153				-94-07-12 95-04-04

Dual D-type flip-flop with set and reset;
positive edge-trigger

74LV74

DEFINITIONS

Data Sheet Identification	Product Status	Definition
<i>Objective Specification</i>	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.
© Copyright Philips Electronics North America Corporation 1996
All rights reserved. Printed in U.S.A.