

Fast CMOS Latched Transceivers

Product Features:


- PI74FCT543T/544/2543T is pin compatible with bipolar FAST™ Series at a higher speed and lower power consumption
- 25Ω series resistor on all outputs
- TTL input and output levels
- Low ground bounce outputs
- Extremely low static power
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
 - 24-pin 300 mil wide plastic DIP (P24)
 - 24-pin 150 mil wide plastic QSOP (Q24)
 - 24-pin 150 mil wide plastic TQSOP (R24)
 - 24-pin 300 mil wide plastic SOIC (S24)
- Device models available on request

Product Description:

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades. All PI74FCT2XXX devices have a built-in 25 ohm series resistor on all outputs to reduce noise because of reflections, thus eliminating the need for an external terminating resistor.


The PI74FCT543T/544T and PI74FCT2543T is an 8-bit wide non-inverting transceiver designed with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (\overline{CEAB}) input must be LOW in order to enter data from A0–A7 or to take data from B0–B7, as indicated in the Truth Table. With \overline{CEAB} LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the \overline{LEAB} signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With \overline{CEAB} and \overline{OEAB} both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the \overline{CEAB} , \overline{LEAB} , and \overline{OEAB} inputs. The PI74FCT543T is a non-inverting of the PI74FCT544T.

PI74FCT543/544/2543T Logic Block Diagram



PI74FCT543/544/2543T Product Pin Configuration

Product Pin Description



Pin Name	Description
$\overline{\text{OEAB}}$	A-to-B Output Enable Input (Active LOW)
$\overline{\text{OEBA}}$	B-to-A Output Enable Input (Active LOW)
$\overline{\text{CEAB}}$	A-to-B Enable Input (Active LOW)
$\overline{\text{CEBA}}$	B-to-A Enable Input (Active LOW)
$\overline{\text{LEAB}}$	A-to-B Latch Enable Input (Active LOW)
$\overline{\text{LEBA}}$	B-to-A Latch Enable Input (Active LOW)
A0-A7	A-to-B Data Inputs or B-to-A 3-State Outputs
B0-B7	B-to-A Data Inputs or A-to-B 3-State Outputs
GND	Ground
Vcc	Power

PI74FCT543/2543T Truth Table (Non-Inverting)^(1,2) For A-to-B (Symmetric with B-to-A)

Inputs			Latch Status	Output Buffers
$\overline{\text{CEAB}}$	$\overline{\text{LEAB}}$	$\overline{\text{OEAB}}$	A-to-B	B0-B7
H	—	—	Storing	High-Z
—	H	—	Storing	—
—	—	H	—	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs

- *Before $\overline{\text{LEAB}}$ LOW-to-HIGH Transition
H = HIGH Voltage Level
L = LOW Voltage Level
— = Don't Care or Irrelevant
- A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under **MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} I _{OH} = -15.0 mA	2.4	3.0		V
V _{OL}	Output LOW Current	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} I _{OL} = 64 mA		0.3	0.55	V
V _{OL}	Output LOW Current	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL} I _{OL} = 12 mA (25Ω Series)		0.3	0.50	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level	2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V
I _{IH}	Input HIGH Current	(Except I/O pins) V _{CC} = Max. V _{IN} = V _{CC}			1	μA
I _{IL}	Input LOW Current	(Except I/O pins) V _{CC} = Max. V _{IN} = GND			-1	μA
I _{IH}	Input HIGH Current	(I/O pins Only) V _{CC} = Max. V _{IN} = V _{CC}			1	μA
I _{IL}	Input LOW Current	(I/O pins Only) V _{CC} = Max. V _{IN} = GND			-1	μA
I _{OZH}	High Impedance	V _{CC} = Max. V _{OUT} = 2.7V			1	μA
I _{OZL}	Output Current	V _{CC} = Max. V _{OUT} = 0.5V			-1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA		-0.7	-1.2	V
I _{OFF}	Power Down Disable	V _{CC} = GND, V _{OUT} = 4.5V	—	—	100	μA
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND	-60	-120		mA
V _H	Input Hysteresis			200		mV

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{cc}	Quiescent Power Supply Current	V _{cc} = Max.	V _{IN} = GND or V _{cc}		0.1	500	μA
ΔI _{cc}	Supply Current per Input @ TTL HIGH	V _{cc} = Max.	V _{IN} = 3.4V ⁽³⁾		0.5	2.0	mA
I _{ccd}	Supply Current per Input per MHz ⁽⁴⁾	V _{cc} = Max., Outputs Open $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ = GND CEBA = V _{cc} One Input Toggling 50% Duty Cycle	V _{IN} = V _{cc} V _{IN} = GND		0.15	0.25	mA/ MHz
I _c	Total Power Supply Current ⁽⁶⁾	V _{cc} = Max., Outputs Open f _{CP} = 10 MHz (LEAB) 50% Duty Cycle $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ = GND CEBA = V _{cc} f _i = 5 MHz One Bit Toggling	V _{IN} = V _{cc} V _{IN} = GND		1.5	3.5 ⁽⁵⁾	mA
			V _{IN} = 3.4V V _{IN} = GND		2.0	5.5 ⁽⁵⁾	
		V _{cc} = Max., Outputs Open f _{CP} = 10 MHz (LEAB) 50% Duty Cycle $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ = GND CEBA = V _{cc} Eight Bits Toggling f _i = 2.5 MHz 50% Duty Cycle	V _{IN} = V _{cc} V _{IN} = GND		3.8	7.3 ⁽⁵⁾	
			V _{IN} = 3.4V V _{IN} = GND		6.0	16.3 ⁽⁵⁾	

Notes:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V_{cc} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{cc} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.
- I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 $I_c = I_{cc} + \Delta I_{cc} D_H N_T + I_{ccd} (f_{CP}/2 + f_i N_i)$
 I_{cc} = Quiescent Current
 ΔI_{cc} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{ccd} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

PI74FCT543/2543T (non-inverting) Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	543T/2543T		543AT/2543AT		543CT/2543CT		543DT		Unit
			Com.		Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	Min	Max	
TP _{LH}	Propagation Delay Transparent Mode $\overline{A_N}$ to $\overline{B_N}$ or $\overline{B_N}$ to $\overline{A_N}$	C _L = 50 pF R _L = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	ns
TP _{HL}	Propagation Delay \overline{LEBA} to $\overline{A_N}$, \overline{LEAB} to $\overline{B_N}$		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	ns
TP _{ZH}	Output Enable Time \overline{OEBA} or \overline{OEAB} to $\overline{A_N}$ or $\overline{B_N}$ \overline{CEBA} or \overline{CEAB} to $\overline{A_N}$ or $\overline{B_N}$		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	ns
TP _{ZL}	Output Disable Time ⁽³⁾ \overline{OEBA} or \overline{OEAB} to $\overline{A_N}$ or $\overline{B_N}$ \overline{CEBA} or \overline{CEAB} to $\overline{A_N}$ or $\overline{B_N}$		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	ns
ts _U	Setup Time, HIGH or LOW $\overline{A_N}$ or $\overline{B_N}$ to \overline{LEBA} or \overline{LEAB}		3.0	—	2.0	—	2.0	—	1.5	—	ns
t _H	Hold Time, HIGH or LOW $\overline{A_N}$ or $\overline{B_N}$ to \overline{LEBA} or \overline{LEAB}		2.0	—	2.0	—	2.0	—	1.5	—	ns
t _W	\overline{LEBA} or \overline{LEAB} Pulse Width LOW ⁽³⁾		5.0	—	5.0	—	5.0	—	3.0	—	ns

PI74FCT544T (inverting) Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	544T		544AT		544CT		Unit
			Com.		Com.		Com.		
			Min	Max	Min	Max	Min	Max	
TP _{LH}	Propagation Delay Transparent Mode $\overline{A_N}$ to $\overline{B_N}$ or $\overline{B_N}$ to $\overline{A_N}$	C _L = 50 pF R _L = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	ns
TP _{HL}	Propagation Delay \overline{LEBA} to $\overline{A_N}$, \overline{LEAB} to $\overline{B_N}$		2.5	12.5	2.5	8.0	2.5	7.0	ns
TP _{ZH}	Output Enable Time \overline{OEBA} or \overline{OEAB} to $\overline{A_N}$ or $\overline{B_N}$ \overline{CEBA} or \overline{CEAB} to $\overline{A_N}$ or $\overline{B_N}$		2.0	12.0	2.0	9.0	2.0	8.0	ns
TP _{ZL}	Output Disable Time ⁽³⁾ \overline{OEBA} or \overline{OEAB} to $\overline{A_N}$ or $\overline{B_N}$ \overline{CEBA} or \overline{CEAB} to $\overline{A_N}$ or $\overline{B_N}$		2.0	9.0	2.0	7.5	2.0	6.5	ns
ts _U	Setup Time, HIGH or LOW $\overline{A_N}$ or $\overline{B_N}$ to \overline{LEBA} or \overline{LEAB}		3.0	—	2.0	—	2.0	—	ns
t _H	Hold Time, HIGH or LOW $\overline{A_N}$ or $\overline{B_N}$ to \overline{LEBA} or \overline{LEAB}		2.0	—	2.0	—	2.0	—	ns
t _W	\overline{LEBA} or \overline{LEAB} Pulse Width LOW ⁽³⁾		5.0	—	5.0	—	5.0	—	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.