

High-Speed 3.3V CMOS 8-Bit Buffer/Line Driver with Bus Hold

FEATURES/BENEFITS


- · 5V tolerant inputs and outputs
- Bus Hold feature holds last active state during 3-state operation
- 10μA I_{CCO} quiescent power supply current
- Hot insertable
- 2.0V-3.6V V_{CC} supply operation
- ±24mA balanced output drive
- · Power down high impedance inputs and outputs
- · Meets or exceeds JEDEC 36 specifications
- · C speed performance: 4.1ns
- · Input hysteresis for noise immunity
- Operating temperature range: -40°C to +85°C
- Latch-up performance exceeds 500mA
- ESD performance:
 Human body model > 2000V
 Machine model > 200V
- Packages available: 20-pin QSOP 20-pin SOIC

DESCRIPTION

The LCXH244 is an 8-bit buffers/line drivers with three-state outputs that is ideal for driving high capacitance loads such as memory address and data buses. The 3.3V LCXPlus family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end, advanced workstation applications. 5V tolerant inputs and outputs allow these LCXPlus products to be used in mixed 5V and 3.3V applications. Active Bus Hold feature on LCXH244 retains the last valid logic state at unused or floating Data inputs, thus eliminating the need for external pull-up resistors. To accomodate hot-plug or live insertion applications, these products are designed not to load an active bus when V_{CC} is removed.

Figure 1. Functional Block Diagram

120






Figure 2. Pin Configurations

(All Pins Top View)




Table 1. Pin Description

Table 1. Pir	n Des	cription	
Name	I/O	Description	
xA1-xA4	I	Data Inputs	
xY1-xY4	0	Three-State Data Outputs	
1G	I	Three-State Output Enable	
2 <u>G</u>	I	Three-State Output Enable	

Table 2. Function Table

1G/2G	Input A	Output Y
Н	Х	Z
L	L	L
L	Н	Н

Table 3. Capacitance

Symbol	Pins	Тур	Unit	Conditions
C _{IN}	Input Capacitance	7.0	pF	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$
C _{I/O}	I/O Capacitance	8.0	pF	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$
C _{PD}	Power Dissipation Capacitance	20	pF	$V_{CC} = 3.3V$, $V_{IN} = 0V$ or V_{CC} f = 10MHz

Note: Capacitance is characterized but not production tested.

Table 4. Absolute Maximum Ratings

Supply Voltage to Ground	0.5V to 7.0V
DC Output Voltage V _{OUT}	
Outputs HIGH-Z–(0.5V to 7.0V
Ouputs Active0.5V to	$V_{CC} + 0.5V$
DC Input Voltage V _{IN} (
DC Input Diode Current with V _{IN} < 0	–50mA
DC Output Diode Current	
V _O < 0	–50mA
V _o > V _{cc}	50mA
DC Output Source/Sink Current (I _{OH} /I _{OL})	±50mA
DC Output Source/Sink Current (I _{OH} /I _{OL}) DC Supply Current per Supply Pin	, ±100mA
DC Ground Current per Ground Pin	±100mA
T _{STG} Storage Temperature6	

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSI devices that result in functional or reliability type failures.

Table 5. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Supply Voltage, Operati	2.0	3.6	٧	
	Supply Voltage, Data Ro	1.5	3.6		
V_{IN}	Input Voltage	Input Voltage			V
V _{OUT}	Output Voltage in Active	Output Voltage in Active State			V
V _{OUT}	Output Voltage in "OFF'	' State	0	5.5	٧
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0 - 3.6V$	_	±24	mA
	V _{CC} = 2.7V		_	±12	
Δt/Δν	Input Transition Slew Ra	_	10	ns/V	
T _A	Operating Free Air Tem	perature	-40	85	°C

QS74LCXH244

Table 6. DC Electrical Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40$ °C to 85°C.

Symbol	Parameter	Test Conditions(1)	Min	Typ (2)	Max	Unit
V _{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	_	_	٧
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	_	_	0.8	٧
V _{OH}	Output HIGH Voltage	$V_{CC} = 2.7V, I_{OH} = -100\mu A$ $V_{CC} = 2.7V, I_{OH} = -12mA$	V _{CC} - 0.2	_	_ _	٧
		$V_{CC} = 3.0V, I_{OH} = -18mA$ $V_{CC} = 3.0V, I_{OH} = -24mA$	2.4 2.2	_ _	_ _	
V _{OL}	Output LOW Voltage	$V_{CC} = 2.7V$, $I_{OL} = 100\mu A$	_	_	0.2	٧
		$V_{CC} = 2.7V, I_{OL} = 12mA$			0.4	
		$V_{CC} = 3.0V, I_{OL} = 16mA$			0.4	
		$V_{CC} = 3.0V, I_{OL} = 24mA$	_	_	0.5	
$\Delta V_{ op}$	Input Hysteresis(3)	$V_{TLH} - V_{THL}$ for All Inputs	_	150	_	mV
I _{oz}	Off-State Output Current (Hi-Z)	$V_{CC} = 3.6V, V_{OUT} = 0V, V_{OUT} = 5.5V$	_	_	1	μΑ
I _{os}	Short Circuit Current (3,4)	$V_{CC} = 3.6V, V_{OUT} = GND$	-60		-200	mA
V _{IK}	Input Clamp Voltage	$V_{CC} = 2.7V, I_{IN} = -18mA$	_	-0.7	-1.2	٧
I _I	Input Leakage Current	$V_1 = 0V, V_1 = 5.5V,$ $V_{CC} = 3.6V$	-5	-	±1.0	μΑ
I _{IBH}	Input Current Input HIGH or LOW	$V_{CC} = 3.6V$ $V_{IN} = 0V$ or $V_{IN} = V_{CC}$	_	_	50	μА
	Bus Hold Inputs(3,5)	$V_{CC} = 3.6V, 0.8 \le V_{IN} \le 2.0V$	_	_	500(6)	μΑ
I _{BHH}	Bus Hold Sustaining Current	$V_{CC} = 3.3V$ $V_{IN} = 2.0V$	- 75		_	μΑ
I _{BHL}	Bus Hold Inputs	$V_{ N} = 0.8V$	75	_	_	μΑ
I _{OFF}	Power Off Leakage	$V_{CC} = 0V, V_1 \text{ or } V_0 = 5.5V$	_	_	10	μΑ

Notes:

- 1. For conditions shown as Min. or Max. use appropriate value specified under Recommended Operating Conditions for the applicable device type.
- 2. Typical values are at $V_{CC} = 3.3V$ and $T_A = 25$ °C.
- 3. These parameters are guaranteed by characterization, but not production tested.
- 4. Not more than one output should be tested at one time. Duration of test should not exceed one second.
- 5. Pins with Bus Hold are identified in the Pin Description.
- 6. An external driver must provide at least |I_{BH}| during transition to guarantee that the Bus Hold input will change state.

Table 7. Power Supply Characteristics

Symbol	Parameter	Test Conditions(1)		Typ ⁽²⁾	Max	Unit
I _{cc}	Quiescent Power Supply Current	$V_{CC} = 3.6V \text{ Freq} = 0$ $V_{IN} = \text{GND or } V_{CC}$			10	μΑ
ΔI_{CC}	Supply Current per Input @ TTL HIGH(3)	$V_{CC} = 3.6V$ $V_{IN} = V_{CC} - 0.6V$, Freq = 0	Control Inputs Bus Hold Inputs	2.0	30 500	μΑ
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V_{CC} = 3.6V Outputs Open One Bit Toggling @ 50% Duty Cycle $x\overline{G}$ = GND			75	μ A / MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = 3.6V Outputs Open One Bit Toggling @ 50% Duty Cycle xG = GND, f = 10MHz	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	0.5(5)	0.8(5)	mA
		V _{CC} = 3.6V Outputs Open Eight Bits Toggling @ 50% Duty Cycle xG = GND, f = 2.5MHz	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	1.0(5)	3.5(5)	mA

Notes:

- 1. For conditions shown as Min. or Max., use the appropriate values specified under Recommended Operating Conditions for applicable device type.
- 2. Typical values are at V_{CC} = 3.3V, 25°C ambient.
- 3. Per TTL driven input. All other inputs at V_{CC} or GND.
- 4. This parameter is not directly testable, but is derived for use in total power supply calculations.
- 5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed by design but not tested.
- 6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

 $I_C = I_{CCQ} + \Delta I_{CC} D_H N_T + I_{CCD} f N_O$

 I_{CCQ} = Quiescent Current (I_{CCL} , I_{CCH} , and I_{CCZ}).

 ΔI_{CC} = Power Supply Current for a TTL-High Input ($V_{IN} = V_{CC}$ -0.6V).

D_H = Duty Cycle for TTL High Inputs.

 N_T = Number of TTL High Inputs.

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL).

f = Average Switching Frequency per Output.

N_O = Number of Outputs Switching.

Table 8. Dynamic Switching Characteristics(1)

			V _{cc}	T _A = 25°C	
Symbol	Parameter	Conditions	(V)	Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_{L} = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V$	3.3	8.0	٧
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8	V

Note:


Characterized but not production tested.

Table 9. Switching Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40^{\circ}\text{C}$ to 85°C. $C_{\text{LOAD}} = 50\text{pF}$, $R_{\text{LOAD}} = 500\Omega$ unless otherwise noted.


		H244				H244C		
		V _{CC} = 3	$V_{CC} = 3.3 \pm 0.3 V$		$V_{CC} = 2.7V^{(2)}$		$V_{CC} = 3.3 \pm 0.3 V$	
Symbol	Description ⁽¹⁾	Min	Max	Min	Max	Min	Max	Unit
t _{PHL} t _{PLH}	Propagation Delay Ai to Yi	1.5	6.5	1.5	7.5	1.5	4.1	ns
t _{PZH} t _{PZL}	Output Enable Time $x\overline{G}$ to Yi	1.5	8.0	1.5	9.0	1.5	5.8	ns
t _{PHZ}	Output Disable Time ⁽²⁾ xG to Yi	1.5	7.0	1.5	8.0	1.5	5.2	ns
t _{SK(O)}	Output Skew ⁽³⁾	_	0.5	_		_	0.5	ns

- 1. Minimums guaranteed but not production tested. See test circuit and waveforms.
- 2. Guaranteed by characterization.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by characterization but not production tested.



TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit



 SWITCH POSITION

 Test
 Switch

 Open Drain
 6V

 Disable LOW
 6V

 Enable LOW
 6V

 Disable HIGH
 GND

 Enable HIGH
 All Other Inputs
 Open

DEFINITIONS:

$$\begin{split} \textbf{C}_{L} &= \text{Load capacitance: includes jig and} \\ & \text{probe capacitance.} \\ \textbf{R}_{T} &= \text{Termination resistance: should be} \end{split}$$

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

Figure 4. Setup, Hold, and Release Timing




Figure 6. Pulse Width




Figure 5. Enable and Disable Timing






Figure 7. Propagation Delay



Notes:

- Input Control Enable = LOW and Input Control Disable = HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq 50\Omega$; $t_F, t_R \leq$ 2.5ns.

ORDERING INFORMATION



Device Type:

244

Speed Grades:

Blank - Standard

С

Package Type:

20-pin QSOP

20-pin SOIC

Feature Selection:

H – Bus Hold

Num Blank Number of Bit:

Blank – 8-Bit