

# 74F112

## Dual JK Negative Edge-Triggered Flip-Flop

### General Description

The 'F112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\bar{S}_D$  or  $\bar{C}_D$  prevents clocking and forces Q or  $\bar{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\bar{S}_D$  and  $\bar{C}_D$  force both Q and  $\bar{Q}$  HIGH.

### Asynchronous Inputs:

- LOW input to  $\bar{S}_D$  sets Q to HIGH level
- LOW input to  $\bar{C}_D$  sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on  $\bar{C}_D$  and  $\bar{S}_D$  makes both Q and  $\bar{Q}$  HIGH

### Features


- Guaranteed 4000V minimum ESD protection

### Ordering Code: See Section 11


Commercial	Package Number	Package Description
74F112PC	N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
74F112SC (Note 1)	M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F112SJ (Note 1)	M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

### Logic Symbols




TL/F/9472-3




TL/F/9472-4

### IEEE/IEC



TL/F/9472-6

### Connection Diagram



TL/F/9472-1

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$J_1, J_2, K_1, K_2$	Data Inputs	1.0/1.0	20 $\mu A$ / -0.6 mA
$\overline{CP}_1, \overline{CP}_2$	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 $\mu A$ / -2.4 mA
$\overline{CD}_1, \overline{CD}_2$	Direct Clear Inputs (Active LOW)	1.0/5.0	20 $\mu A$ / -3.0 mA
$\overline{SD}_1, \overline{SD}_2$	Direct Set Inputs (Active LOW)	1.0/5.0	20 $\mu A$ / -3.0 mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA / 20 mA

**Truth Table**

Inputs					Outputs	
$\overline{SD}$	$\overline{CD}$	$\overline{CP}$	J	K	Q	$\overline{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	$\sim$	h	h	$\overline{Q}_0$	$Q_0$
H	H	$\sim$	l	h	L	H
H	H	$\sim$	h	l	H	L
H	H	$\sim$	l	l	$Q_0$	$\overline{Q}_0$

H(h) = HIGH Voltage Level

L(l) = LOW Voltage Level


X = Immaterial

$\sim$  = HIGH-to-LOW Clock Transition

$Q_0(\overline{Q}_0)$  = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

**Logic Diagram (One Half Shown)**



TL/F/9472-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings** (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating Conditions**

Free Air Ambient Temperature	Commercial	0°C to +70°C
Supply Voltage	Commercial	+4.5V to +5.5V

**DC Electrical Characteristics**

Symbol	Parameter	74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.7		V	Min	I <sub>OH</sub> = -1 mA I <sub>OH</sub> = -1 mA
V <sub>OL</sub>	Output LOW Voltage	74F 10% V <sub>CC</sub>		0.5	V	Min	I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current	74F		5.0	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	74F		7.0	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>CEX</sub>	Output HIGH Leakage Current	74F		50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All other pins grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All other pins grounded
I <sub>IL</sub>	Input LOW Current			-0.6 -2.4 -3.0	mA	Max	V <sub>IN</sub> = 0.5V (J <sub>n</sub> , K <sub>n</sub> ) V <sub>IN</sub> = 0.5V (C <sub>Pn</sub> ) V <sub>IN</sub> = 0.5V (C <sub>Dn</sub> , S <sub>Dn</sub> )
I <sub>OS</sub>	Output Short-Circuit Current		-60	-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>COH</sub>	Power Supply Current		12	19	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current		12	19	mA	Max	V <sub>O</sub> = LOW

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max		
$f_{\text{max}}$	Maximum Clock Frequency	85	105		80		MHz	2-1
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay $\overline{\text{CP}}_n$ to $Q_n$ or $\overline{Q}_n$	2.0	5.0	6.5	2.0	7.5	ns	2-3
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay $\overline{\text{C}}_{\text{Dn}}, \overline{\text{S}}_{\text{Dn}}$ to $\overline{Q}_n, \overline{Q}_n$	2.0	4.5	6.5	2.0	7.5	ns	2-3

**AC Operating Requirements:** See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW $J_n$ or $K_n$ to $\overline{\text{CP}}_n$	4.0		5.0		ns	2-6
		3.0		3.5			
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW $J_n$ or $K_n$ to $\overline{\text{CP}}_n$	0		0			
		0		0			
$t_w(\text{H})$ $t_w(\text{L})$	$\overline{\text{CP}}$ Pulse Width HIGH or LOW	4.5		5.0		ns	2-4
		4.5		5.0			
$t_w(\text{L})$	Pulse Width, LOW $\overline{\text{C}}_{\text{Dn}}$ or $\overline{\text{S}}_{\text{Dn}}$	4.5		5.0		ns	2-4
$t_{\text{rec}}$	Recovery Time $\overline{\text{S}}_{\text{Dn}}, \overline{\text{C}}_{\text{Dn}}$ to $\overline{\text{CP}}$	4.0		5.0		ns	2-6