


January 1998

Fast CMOS 3.3V 16-Bit Registered Transceiver

Features

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- Supports Live Insertion of PCBs
- 2.0V to 3.6V V_{CC} Supply Range
- Balanced 24mA Output Drive
- Low Ground Bounce Outputs
- ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

Pinout

 CD74LCX16952 (SSOP, TSSOP)
 TOP VIEW


Description

Harris' CD74LCX16952 is produced in an advanced 0.6 micron CMOS technology, achieving industry leading speed grades.


The CD74LCX16952 is a 16-bit registered transceiver organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($x\bar{CEAB}$) input must be LOW in order to enter data from xA_x . The data present on the A port will be clocked on the B register when $x\bar{CLKAB}$ toggles from LOW-to-HIGH. The $x\bar{OEAB}$ control performs the output enable function on the B port. Control of data from B to A is similar, but uses the $xCEAB$, $xCLKAB$, and $x\bar{OEAB}$ inputs. By connecting the control pins of the two independent transceivers together, a full 16-bit operation can be achieved. The output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The CD74LCX16952 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LCX16952MT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LCX16952SM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Functional Block Diagram

TRUTH TABLE (NOTES 1, 2)

INPUTS				OUTPUTS
$x\bar{CEAB}$	$x\bar{CLKAB}$	$x\bar{OEAB}$	$x\bar{Ax}$	$x\bar{Bx}$
H	X	L	X	B (Note 3)
X	L	L	X	B (Note 3)
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	High Z

NOTES:

1. H = High Voltage Level
L = Low Voltage Level
X = Don't Care or Irrelevant
↑ = LOW-to-HIGH Transition
Z = High Impedance
2. A-to-B data flow shown. B-to-A flow control is the same, except using $x\bar{CEBA}$, $x\bar{CLKBA}$, and $x\bar{OEBA}$.
3. Level of B before the indicated steady-state input conditions were established.

Pin Descriptions

PIN NAME	DESCRIPTION
$x\bar{OEAB}$	A-to-B Output Enable Input (Active LOW)
$x\bar{OEBA}$	B-to-A Output Enable Input (Active LOW)
$x\bar{CEAB}$	A-to-B Clock Enable Input (Active LOW)
$x\bar{CEBA}$	B-to-A Clock Enable Input (Active LOW)
$x\bar{CLKAB}$	A-to-B Clock Input
$x\bar{CLKBA}$	B-to-A Clock Input
$x\bar{Ax}$	A-to-B Data Inputs or B-to-A Three-State Outputs
$x\bar{Bx}$	B-to-A Data Inputs or A-to-B Three-State Outputs
GND	Ground
V_{CC}	Power

Absolute Maximum Ratings

DC Input Voltage -0.5V to 7.0V
 DC Output Current 120mA

Operating Conditions

Temperature Range -40°C to 85°C
 Supply Voltage to Ground Potential
 Inputs and V_{CC} Only -0.5V to 7.0V
 Supply Voltage, V_{CC}
 Operating 2.0V (Min), 3.6V (Max)
 Data Retention 1.5V (Min), 3.6V (Max)
 Supply Voltage to Ground Potential
 Outputs and D/O Only -0.5V to 7.0V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Thermal Information

Thermal Resistance (Typical, Note 4)	θ_{JA} (°C/W)
TSSOP Package	85
SSOP Package	70
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(Lead Tips Only)	

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 5) TEST CONDITIONS		MIN	(NOTE 6) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 2.7\text{V}$ to 3.6V							
Input HIGH Voltage	V_{IH}	Guaranteed Logic HIGH Level		2.0	-	-	V
Input LOW Voltage (Input and I/O Pins)	V_{IL}	Guaranteed Logic LOW Level		-	-	0.8	V
Output HIGH Voltage	V_{OH}	$V_{CC} = 2.7\text{V}$ to 3.6V	$I_{OH} = -0.1\text{mA}$	$V_{CC} - 0.2$	-	-	V
		$V_{CC} = 2.7\text{V}$	$I_{OH} = -12\text{mA}$	2.2	-	-	V
		$V_{CC} = 3.0\text{V}$	$I_{OH} = -18\text{mA}$	2.4	-	-	V
			$I_{OH} = -24\text{mA}$	2.2	-	-	V
Output LOW Voltage	V_{OL}	$V_{CC} = 2.7\text{V}$ to 3.6V	$I_{OL} = 0.1\text{mA}$	-	-	0.2	V
		$V_{CC} = 2.7\text{V}$	$I_{OL} = 12\text{mA}$	-	-	0.4	V
		$V_{CC} = 3\text{V}$	$I_{OL} = 16\text{mA}$	-	-	0.4	V
			$I_{OL} = 24\text{mA}$	-	-	0.55	V
Clamp Diode Voltage	V_{IK}	$V_{CC} = \text{Min}$, $I_{IN} = -18\text{mA}$		-	-0.7	-1.2	V
Input Current	I_I	$V_{CC} = 2.7\text{V}$ to 3.6V	$0 \leq V_I \leq 5.5\text{V}$	-	-	± 5	μA
High Impedance Output Current (Three-State)	I_{OZ}	$V_{CC} = 2.7\text{V}$ to 3.6V	$0 \leq V_O \leq 5.5\text{V}$ $V_I = V_{IH}$ or V_{IL}	-	-	± 5	μA
Power Down Disable	I_{OFF}	$V_{CC} = 0\text{V}$	V_{IN} or $V_{OUT} \leq 5.5\text{V}$	-	-	10	μA
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = \text{GND}$ or V_{CC}	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$	$V_{IN} = V_{CC} - 0.6\text{V}$ (Note 7)	-	-	500	μA
CAPACITANCE							
Input Capacitance (Note 8)	C_{IN}	$V_{CC} = \text{Open}$, $V_{IN} = 0\text{V}$ or V_{CC}		-	7	-	pF
Output Capacitance (Note 8)	C_{OUT}	$V_{CC} = 3.3\text{V}$, $V_{IN} = 0\text{V}$ or V_{CC}		-	8	-	pF
Power Dissipation Capacitance (Note 9)	C_{PD}	$V_{CC} = 3.3\text{V}$, $V_{IN} = 0\text{V}$ or V_{CC} , $f = 10\text{MHz}$		-	20	-	pF

CD74LCX16952

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	TEST CONDITIONS	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		UNITS
			MIN	MAX	MIN	MAX	
Propagation Delay x_{CLKAB}, x_{CLKBA} to x_{BX}, x_{AX}	t_{PLH}, t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.0	6.3	2.0	7.6	ns
Output Enable Time, x_{OEBA}, x_{OEAB} to x_{AX}, x_{BX}	t_{PZH}, t_{PZL}		1.5	7.0	1.5	8.4	ns
Output Disable Time x_{OEBA}, x_{OEAB} , to x_{AX}, x_{BX} (Note 12)	t_{PHZ}, t_{PLZ}		1.5	6.5	1.5	7.8	ns
Setup Time HIGH or LOW, x_{AX}, x_{BX} to x_{CLKAB}, x_{CLKBA}	t_{SU}		2.5	-	2.5	-	ns
Hold Time HIGH or LOW, x_{AX}, x_{BX} to x_{CLKAB}, x_{CLKBA}	t_H		2.0	-	2.0	-	ns
Setup Time HIGH or LOW, x_{CEAB}, x_{CEBA} to x_{CLKAB}, x_{CLKBA}	t_{SU}		3.0	-	3.0	-	ns
Hold Time HIGH or LOW, x_{CEAB}, x_{CEBA} to x_{CLKAB}, x_{CLKBA}	t_H		2.0	-	2.0	-	ns
Pulse Width HIGH or LOW, x_{CLKAB} or x_{CLKBA} (Note 12)	t_W		3.0	-	3.0	-	ns
Output Skew (Note 13)	$t_{SK(O)}$		-	1.0	-	-	ns

Dynamic Switching Characteristics $T_A = 25^\circ C$

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	TYP	UNITS
Dynamic LOW Peak Voltage	V_{OLP}	$V_{CC} = 3.3V, C_L = 50\text{pF}, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
Dynamic LOW Valley Voltage	V_{OLV}	$V_{CC} = 3.3V, C_L = 50\text{pF}, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V

NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
6. Typical values are at $V_{CC} = 3.3V$, $25^\circ C$ ambient and maximum loading.
7. Per TTL driven input; all other inputs at V_{CC} or GND.
8. This parameter is determined by device characterization but is not production tested.
9. C_{PD} determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:
 P_D (total power per latch) = $V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply range.
10. See test circuit and waveforms.
11. Minimum limits are guaranteed but not tested on Propagation Delays.
12. This parameter is guaranteed but not production tested.
13. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
14. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.