

Dual octal D-type flip-flop; positive-edge trigger (3-State)

74ABT16374

FEATURES

- Two 8-bit positive edge triggered registers
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- Multiple V_{CC} and GND pins minimize switching noise
- 3-State output buffers
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74ABT16374 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16374 has two 8-bit, edge triggered registers, with each register coupled to eight 3-State output buffers. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.

Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is

transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. Each active-Low Output Enable (nOE) controls all eight 3-State buffers for its register independent of the clock operation.

When nOE is Low, the stored data appears at the outputs for that register. When nOE is High, the outputs for that register are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25°C; GND = 0V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nCP to nQx	C _L = 50pF; V _{CC} = 5V	3.6	ns
C _{IN}	Input capacitance	V _i = 0V or V _{CC}	4	pF
C _{OUT}	Output capacitance	V _O = 0V or V _{CC} ; 3-State	7	pF
I _{CCZ}	Total supply current	Outputs disabled; V _{CC} = 5.5V	120	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
48-pin plastic SSOP	-40°C to +85°C	74ABT16374DL	TBD


LOGIC SYMBOL (IEEE/IEC)




Dual octal D-type flip-flop; positive-edge trigger (3-State)

74ABT16374

PIN CONFIGURATION



LOGIC SYMBOL



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
47, 46, 44, 43, 41, 40, 38, 37 36, 35, 33, 32, 30, 29, 27, 26	1D0 – 1D7 2D0 – 2D7	Data inputs
2, 3, 5, 6, 8, 9, 11, 12 13, 14, 16, 17, 19, 20, 22, 23	1Q0 – 1Q7 2Q0 – 2Q7	Data outputs
1, 24	1OE, 2OE	Output enable inputs (active-Low)
48, 25	1CP, 2CP	Clock pulse inputs (active rising edge)
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V _{CC}	Positive supply voltage

FUNCTION TABLE

INPUTS			INTERNAL REGISTER	OUTPUTS	OPERATING MODE
nOE	nCP	nDx		nQ0 – nQ7	
L	↑	l	L	L	Load and read register
L	↑	h	H	H	
L	↕	X	NC	NC	Hold
H	↕	X	NC	Z	Disable outputs
H	↑	nDx	nDx	Z	


H = High voltage level
 h = High voltage level one set-up time prior to the High-to-Low E transition
 L = Low voltage level

Dual octal D-type flip-flop; positive-edge trigger (3-State)

74ABT16374

l = Low voltage level one set-up time prior to the High-to-Low E transition
 NC = No change
 X = Don't care
 Z = High impedance "off" state
 ↑ = Low-to-High clock transition
 † = Not a Low-to-High clock transition

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		-0.5 to +7.0	V
I_{IK}	DC input diode current	$V_I < 0$	-18	mA
V_I	DC input voltage ³		-1.2 to +7.0	V
I_{OK}	DC output diode current	$V_O < 0$	-50	mA
V_{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I_{OUT}	DC output current	output in Low state	128	mA
T_{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Dual octal D-type flip-flop; positive-edge trigger
(3-State)

74ABT16374

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Low-level input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		64	mA
Δt/ΔV	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			T _{amb} = +25°C			T _{amb} = -40°C to +85°C			
			MIN	TYP	MAX	MIN	MAX		
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2		-1.2	V	
V _{OH}	High-level output voltage	V _{CC} = 4.5V; I _{OH} = -3mA; V _I = V _{IL} or V _{IH}	2.5	2.9		2.5		V	
		V _{CC} = 5.0V; I _{OH} = -3mA; V _I = V _{IL} or V _{IH}	3.0	3.4		3.0		V	
		V _{CC} = 4.5V; I _{OH} = -32mA; V _I = V _{IL} or V _{IH}	2.0	2.4		2.0		V	
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 64mA; V _I = V _{IL} or V _{IH}		0.42	0.55		0.55	V	
V _{RST}	Power-up output voltage ³	V _{CC} = 5.5V; I _O = 1mA; V _I = GND or V _{CC}		0.13	0.55		0.55	V	
I _I	Input leakage current	V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	μA	
I _{OFF}	Power-off leakage current	V _{CC} = 0.0V; V _O or V _I ≤ 4.5V		±5.0	±100		±100	μA	
I _{PU/PD}	Power-up/down 3-State output current ⁴	V _{CC} = 2.1V; V _O = 0.5V; V _I = GND or V _{CC} ; V _{OE} = GND		±5.0	±50		±50	μA	
I _{OZH}	3-State output High current	V _{CC} = 5.5V; V _O = 2.7V; V _I = V _{IL} or V _{IH}		5.0	50		50	μA	
I _{OZL}	3-State output Low current	V _{CC} = 5.5V; V _O = 0.5V; V _I = V _{IL} or V _{IH}		-5.0	-50		-50	μA	
I _{CEX}	Output High leakage current	V _{CC} = 5.5V; V _O = 5.5V; V _I = GND or V _{CC}		5.0	50		50	μA	
I _O	Output current ¹	V _{CC} = 5.5V; V _O = 2.5V		-50	-70	-180	-50	-180	mA
I _{CCH}	Quiescent supply current	V _{CC} = 5.5V; Outputs High, V _I = GND or V _{CC}		120	250		250	μA	
I _{CCL}		V _{CC} = 5.5V; Outputs Low, V _I = GND or V _{CC}		48	60		60	mA	
I _{CCZ}		V _{CC} = 5.5V; Outputs 3-State; V _I = GND or V _{CC}		120	250		250	μA	
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 5.5V; one input at 3.4V, other inputs at V _{CC} or GND		0.5	1.5		1.5	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any V_{CC} between 0V and 2.1V with a transition time of up to 10msec. From V_{CC} = 2.1V to V_{CC} = 5V ± 10% a transition time of up to 100μsec is permitted.

Dual octal D-type flip-flop; positive-edge trigger (3-State)

74ABT16374

AC CHARACTERISTICS

GND = 0V, $t_{R} = t_{F} = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$			$T_{amb} = -40 \text{ to } +85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$		
			MIN	TYP	MAX	MIN	MAX	
f_{MAX}	Maximum clock frequency	1	150			150		MHz
t_{PLH} t_{PHL}	Propagation delay nCP to nQx	1	1.8 2.7	4.3 4.5	5.4 5.6	1.8 2.7	6.2 5.9	ns
t_{PZH} t_{PZL}	Output enable time to High and Low level	3 4	1.4 1.7	3.6 3.5	4.8 4.6	1.4 1.7	45.7 5.3	ns
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	3 4	2.2 2.3	5.4 4.6	8.4 7.7	2.2 2.3	10.0 8.7	ns


AC SETUP REQUIREMENTS

GND = 0V, $t_{R} = t_{F} = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$T_{amb} = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$		$T_{amb} = -40 \text{ to } +85^{\circ}\text{C}$ $V_{CC} = +5.0\text{V} \pm 0.5\text{V}$		
			MIN	TYP	MIN		
$t_s(H)$ $t_s(L)$	Setup time, High or Low nDx to nCP	2	1.0 1.0	0.3 0.1	1.0 1.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low nDx to nCP	2	1.0 1.0	-0.1 -0.3	1.0 1.0		ns
$t_w(H)$ $t_w(L)$	nCP pulse width High or Low	1	2.8 2.8	1.2 1.5	2.8 2.8		ns

AC WAVEFORMS


$V_M = 1.5\text{V}$, $V_{IN} = \text{GND to } 3.0\text{V}$




Dual octal D-type flip-flop; positive-edge trigger (3-State)

74ABT16374

TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs



SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{pZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
MB	3.0V	1MHz	500ns	2.5ns	2.5ns