

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Am29C833/Am29C853/Am29C855 Am29C933/Am29C953/Am29C955

High-Performance CMOS Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

High-speed CMOS bidirectional bus transceivers
 T-R delay = 6 ns typical

R-Parity delay = 9 ns typical

- R-Party delay = 9 hs typical
 Error flag with open-drain output
- Error hag with open-drain output
 Generates odd parity for all-zero protection
- Generates odd parity to
 Low standby power
- Low standby power

- Am29C855 adds new functionality
- 200-mV typical input hysteresis on input data ports
- IOL = 24 mA, Commercial and Military
- JEDEC FCT-compatible specs
- Am29C900 DIP pinout option reduces lead inductance on V_{CC} and GND pins

GENERAL DESCRIPTION


The Am29C833, Am29C853, and Am29C855 are highperformance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the ERR flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS-11 CMOS process, and features a typical propagation delay of 6 ns, as well as an output dure of 24 mA.


In the Am29C833, the error flag is clocked and stored in a register which is read at the open-drain ERR output. The CLR input is used to clear the error flag register. In the Am29C853, a latch replaces this register, and the EN and CLR controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C853 and Am29C833, parity logic defaults to the

transmit mode, so that the \overrightarrow{ERR} pin reflects the parity of the R port. The Am29C855, a variation of the Am29C853, is designed so that when both output enables are HIGH, the \overrightarrow{ERR} pin retains its current state.


The output enables, \overline{OER} and \overline{OET} , are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both \overline{OER} and \overline{OET} simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833, Am29C853, and Am29C855 are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flatpacks. In addition, a DIP pinout option, featuring center V_{CC} and GND pins, reduces the lead inductance of the V_{CC} and GND pins. The ordering part numbers for CMOS parity transceivers with this pinout are the Am29C933, Am29C953, and Am29C955; their pinouts are shown later in this data sheet.






23



24

_



25

Am29C833/Am29C853/Am29C855 Am29C933/Am29C953/Am29C955

FUNCTION TABLES

-

Am29C833 (Register Option)

| C953, | | | | I | nputs | | | | | Out | puts | | |
|----------|-----------------------|------|---------|-------------|----------------------|----------------------------|------------------|--|------------------|----------------------|-------------------|------------------|---|
| 33/Am29C | OET | OER | CLR | CLK | RI | Sum of H's of Rj | Τi | Sum of H's (T _i + Parity) | Ri | т, | Parity | ERR | Function |
| Amzacas | L L L | тттт | × × × × | × × × × | H H L L | ODD EVEN ODD EVEN | NA NA NA | NA NA NA NA | NA NA NA | H H L L | | NA NA NA | Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled. |
| Ĩ | H H H H H | | TTTT | 111 | NA NA NA NA | NA NA NA NA | H H L L | ODD EVEN ODD EVEN | HHLL | NA NA NA NA | NA NA NA NA NA NA | H L H L | Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| ľ | x | X | L | х | Х | X | Х | X | X | X | X | H | Clear error flag register. |
| | нттт | тттт | тчтт | X t t | X X L H | X X ODD EVEN | ×××× | **** | Z Z Z Z | Z Z Z Z | Z Z Z Z | • H H L | Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. |
| | L L L | | **** | × × × × | HHLL | ODD EVEN ODD EVEN | NA NA NA | NA NA NA NA | NA NA NA | H H L | H L H L | NA NA NA | Forced-error checking. |

H = HIGH L = LOW t = LOW-to-HIGH Transition of Clock

X = Don't Care or Irrelevant

Z - High Impedance NA - Not Applicable * - Store the State of the Last Receive Cycle

ODD = Odd Number EVEN = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29C833

| Inp | uts | Internal to Device | Outputs Pre-state | Output | |
|-----|-----|-----------------------|----------------------|--------|----------|
| CLR | CLK | Point ''P'' | ERR _{n – 1} | ERR | Function |
| н | t | н | н | н | Sample |
| н | t | X | L | L | (1's |
| н | t | L | Х | L | Capture) |
| L | х | X | X | н | Clear |

Note: OET is HIGH and OER is LOW.

26

FUNCTION TABLES (Cont'd.)

٠

Am29C853 (Latch Option)

| | | puts | Out | | | | | Inputs | | | | |
|--|------------------|----------------------|----------------------|-----------------------|---|------------------|------------------------------------|----------------------|------------------|---------|-------------|-------------|
| Function | ERR | Parity | Ti | Ri | Sum of H's (T _i + Parity) | ті | Sum of H's of R _i | Ri | ĒN | ĈLA | OER | OET |
| Transmit mode: transmits data from R port to T po generating parity. Receive path is disabled. | NA NA NA | L H L H | HHLL | NA NA NA | NA NA NA NA | NA NA NA | ODD EVEN ODD EVEN | H H L L | x x x x | × × × × | нттт | L L L |
| Receive mode: transmits data from T port to R po with parity test resulting in error flag. Transmit path i disabled. | HLHL | NA NA NA NA | NA NA NA NA | TTTT | ODD EVEN ODD EVEN | HHLL | NA NA NA NA | NA NA NA NA | Ĺ Ĺ Ĺ | | L L L | TTTT |
| Receive mode: transmits data from T port to R po passes parity test resulting in error flag. Transmit pat is disabled. | HLHL | NA NA NA NA | NA NA NA | TTTT | ODD EVEN ODD EVEN | H H L L | NA NA NA NA | NA NA NA | 111 | ттт | L L L | H H H H |
| Store the state of error fla latch. | • | NA | NA | x | × | x | NA | NA | н | н | L | н |
| Clear error flag latch. | н | NA | NA | х | X | х | X | x | н | L | Х | X |
| Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode. | • H H L | Z Z Z Z | Z Z Z Z | Z Z Z Z Z | X X X X | X X X X | X X ODD EVEN | X X L H | HHLL | HLXX | тттт | ннн |
| Forced-error checking | NA NA NA | Н L Н L | HLL | NA NA NA | NA NA NA NA | NA NA NA | ODD EVEN ODD EVEN | HHLL | ×××× | ×××× | L L L | |

Am29C855 (Latch Option)

| | | | | Inputs | | | | | Out | puts | | |
|-------------|-------------|------------------|------------------|----------------------|------------------------------------|----------------|---|------------------|----------------------|---------------------|-------------|--|
| ÖET | OER | CLR | EN | Ri | Sum of H's of R _i | ті | Sum of L's (T _i + Parity) | Ri | τι | Parity | ERR | Function |
| L L L | H H H H | X X X X | X X X X | HLL | ODD EVEN ODD EVEN | NA NA NA | NA NA NA NA | NA NA NA | H H L | L H L H | * | Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled. |
| нттт | L L L | L L L | | NA NA NA NA | NA NA NA NA | HHLL | ODD EVEN ODD EVEN | H H L L | NA NA NA NA | NA NA NA | H L L | Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled. |
| TTTT | | IIII | Ĺ L L | NA NA NA | NA NA NA NA | H H L | ODD EVEN ODD EVEN | ΗΗLL | NA NA NA NA | NA NA NA | • L • | Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled. |
| н | L | н | н | NA | NA | × | × | × | NA | NA | • | Store the state of error flag latch. |
| x | x | L | н | x | X | х | × | × | NA | NA | н | Clear error flag latch. |
| H H | н | H L | н | ×× | ×× | x x | X X | ż | z | ZZ | н | Both transmitting and receiving paths are disabled. |
| և Լ Լ | | X X X | × × × × | HHLL | ODD EVEN ODD EVEN | NA NA NA | NA NA NA NA | NA NA NA | H H L | H L H L | • | Forced-error checking. |
| Ľ- | HIGH LOW | | | | NA | = Not Ap | npedance plicable | ant | • | ODD = C EVEN = E | iven Nu | |


X = Don't Care or Irrelevant

* = Store the State of the Last Receive Cycle Am29C833/Am29C853/Am29C855 Am29C833/Am29C953/Am29C955

TRUTH TABLE Error Flag Output

-

| | | Enor | riag Out | put | | |
|--|--|---|--|--|---|---|
| | | Am29C | 853/Am29 | C855 | | _ |
| | Inputs | Internai to Device | Outputs Pre-state | Output | | |
| | EN CLR | Point ''P'' | ERR _{n - 1} | ERR | Function | |
| | L L L L | L | X X | L H | Pass | |
| | L H L H | LX | X | L | Sample | |
| | | Ĥ | H | Ĥ | (1's Capture) | |
| | HL | x | × | н | Clear | |
| | H H H H | X X | L H | L H | Store | |
| | Note: OET is | s HIGH and | OER is LO | W. | | 4 |
| | | 000500 | G INFORM | | | |
| | a. Device Nu b. Speed Op c. Package 1 | kages and c I mber tion (if appli T ype | | | order numb | er (Valid Combination) is |
| | d. Temperati e. Optional f | - | | | | |
| AM29C833 | 무 | Ŷ | ₽ | | | |
| | | | | - | . OPTIONAL I Blank = Stan B = Burn . TEMPERATU | dard processing -in |
| | | | | | | cial (0 to +70°C) I Commercial (-55 to +125°C) |
| | L | | | c | D = 24-Pin S S = 24-Pin P J = 28-Pin P | YPE lim Plastic DIP (PD3024) lim Ceramic DIP (CD3024) lastic Small Outline Package (SC 024) lastic Leaded Chip Carrier (PL 028) leramic Leadless Chip Carrier (CL 028) |
| | | | | b | Not Applicat | |
| Am290 Am290 Am290 Am290 Am290 Am290 | E NUMBER/D 2833 CMOS Pa 2853 CMOS Pa 2855 CMOS Pa 2853 CMOS Pa 2953 CMOS Pa 2955 CMOS Pa | rity Bus Trans- urity Bus Trans- urity Bus Trans- urity Bus Trans- urity Bus Trans- | ceiver — Latch ceiver — Latch ceiver — Regis ceiver — Latch | n Option n Option ster Option n Option (C | enter-V _{CC} -and | nd-GND Pinout) -GND Pinout) -GND Pinout) |
| Valid Comb | inations | | | | | mbinations |
| | C, PCB, DC, DC E, SC, JC, LC | ж, | suppo | orted in vo | tions list co lume for this | onfigurations planned to be device. Consult the local AMD |
| AM29C933 | C, PCB, DC, | | | | | availability of specific valid on newly released valid |
| | CB, DE | | | | and to obta ry grade pro | in additional data on AMD's |



Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

AM29C955

PIN DESCRIPTION

Am29C833/Am29C853/Am29C855

OER Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with $\overrightarrow{\text{DET}}$ HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

OET Output Enable-Transmit (Input, Active LOW)

When LOW in conjunction with $\overrightarrow{\text{DER}}$ HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

RI Receive Port (Input/Output, Three-State)

Ri are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

Ti Transmit Port (Input/Output, Three-State)

Ti are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the T_i and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29C833 Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_j bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLR Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853/Am29C855 Only

ERR Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29C855, the error flag will retain its previous state when OET and OER are HIGH.

CLR Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR goes HIGH).

EN Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65 to +150°C Supply Voltage to Ground Potential

| Continuous0.5 V to +7.0 V |
|--|
| DC Output Voltage0.5 V to V _{CC} + 0.5 V |
| DC Input Voltage0.5 V to V _{CC} + 0.5 V |
| DC Output Diode Current: Into Output |
| Out of Output |
| DC Input Diode Current: Into Input |
| Out of Input20 mA |
| DC Output Current per Pin: ISINK |
| SOURCE 30 mA (2 x IOH) |
| Total DC Ground Current (n x IOL + m x ICCT) mA (Note 1) |
| Total DC V _{CC} Current (n x I _{OH} + m x I _{CCT}) mA (Note 1) |
| |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

| Commercial (C) Devices Temperature (T _A)0 to +70° Supply Voltage+4.5 V to +5.5 | |
|--|--|
| Military (M) Devices Temperature (T _A)55 to +125 ^c Supply Voltage+4.5 V to +5.5 | |

Operating ranges define those limits between which the functionality of the device is guaranteed.

| DC CHARACTERISTICS over operating range unless otherwise specified (for APL F | Products, Group A, |
|---|--------------------|
| Subgroups 1, 2, 3 are tested unless otherwise noted) | |

| Parameter Symbol | Parameter Description Test Conditions | | | | | Min. | Max. | Units | |
|---------------------|--|---|---|----------------------------|--|-------------------------|------|-------|------------|
| Voн | Output HIGH Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | | ^I Он ≖ - | 15 mA | | 2.4 | | Volts |
| VOL | Output LOW Voltage | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} | V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL} I _{OL} = 24 mA | | | | | 0.5 | Volts |
| | | | | An | n29C853 n29C855 | All Inputs | 2.0 | | v |
| VIH | Input HIGH Voltage | | Guaranteed Input Logical HIGH Voltage (Note 2) | | | CLR | 3.0 | | v |
| | | | | | | Remaining Inputs | 2.0 | | v |
| VIL | Input LOW Voltage | Guaranteed Input Logical LOW Voltage for All Inputs (Note 2) | | | | | | 0.8 | Volt |
| VI | Input Clamp Voltage | $V_{CC} = 4.5 \text{ V}, \text{ I}_{IN} = -18 \text{ mA}$ | | | | | | -1.2 | Volt |
| 41L | Input LOW Current | | V _{CC} = 5.5 V | | | V _{IN} = 0.0 V | | | A بر |
| 12 | | Input Only | | V _{IN} = 0.4 V | | | | -5 |] |
| ŧн | Input HIGH Current | $V_{CC} = 5.5 V$ | | V _{IN} = 2. | V _{IN} = 2.7 V | | | 5 | μA |
| | | Input Only | | V _{IN} = 5.5 V | | | 10 | | |
| юzн | | $V_{CC} = 5.5 V$ | | V _{OUT} = 2.7 V | | | | 15 | μA |
| 102H | Output Off-State Current | I/O Port | | Vout = | 5.5 V | | | 20 | μ/1 |
| lozl | (High Impedance) | V _{CC} = 5.5 V | | V _{OUT} = 0.4 V | | | | - 15 | μA |
| -02L | | I/O Port | | VOUT = | V _{OUT} = 0.0 V | | | - 20 | |
| Isc | Output Short-Circuit Current | $V_{\rm CC} = 5.5 \ V. \ V_0$ | = 0 V (| Note 3) | | | -60 | | m/ |
| | | | | V _{CC} or | MIL | | | 160 | 160 µA |
| -000 | | Vcc = 5.5 V | GND | | COM'L | | | 120 | 120 40 |
| | Static Supply Current | Outputs Open | | | R _i , T _i , Parity | | | 3.0 | |
| ICCT | | V _{IN} = | | 3.4 V CLR, EN, OET, OER | | | | 1.5 | mA/Bit |
| | Dynamic Supply Current | V _{CC} = 5.5 V (No | = 5.5 V (Note 4) | | | | | 400 | μΑ/Β ΜΗ |

Notes: 1. n = number outputs, m = number of inputs.

2. Input thresholds are tested in combination with other DC parameters or by correlation.

3. Not more than one output shorted at a time. Duration should not exceed 100 milliseconds. 4. Measured at a frequency \leq 10 MHz with 50% duty cycle.

+ Not included in Group A tests.

Am29C833/Am29C853/Am29C855 Am29C933/Am29C953/Am29C955

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| | | co | ML | N | | | | |
|---------------------|---|-------------------------------------|--|------|------|-------------|------|-------|
| Parameter Symbol | Parameter Description | | Test Conditions* | Min. | Max. | Min. | Max. | Units |
| ^t PLH | | | | | 15 | | 18 | ns |
| t PHL | Propagation Delay R _i to T _i , T _i to R _i | | | | 15 | | 18 | ns |
| tPLH | | | | | 19 | | 23 | ns |
| tPHL | Propagation Delay R ₁ to Parity | | | | 19 | | 23 | ns |
| ^t ZH | Output Enable Time OER, OET to I | Ri, Ti and | | | 15 | _ | 18 | ns |
| tzL | Parity | _ | | | 15 | | 18 | ns |
| tнz | Output Disable Time OER, OET to | R _i , T _i and | 1 | | 15 | | 18 | ns |
| tLZ | Parity | _ | | | 15 | | 18 | ns |
| ts | T _{it} Parity to CLK Setup Time (Note | 1) | | 18 | | 21 | | ns |
| t _H | T _I , Parity to CLK Hold Time (Note | I) | C _L = 50 pF R ₁ = 500 Ω | 0 | | 2 | | ns |
| ^t REC | Clear (CLR _) to CLK Setup Tim | e (Note 2) | $R_1 = 500 \Omega$ $R_2 = 500 \Omega$ | 15 | | 18 | | ns |
| 1PWH | Clock Pulse Width (Note 1) | HIGH | - | 6 | | 9 | | ns |
| 1PWL | | LOW | | 6 | 1 | 9 | | ns |
| 1PWL | Clear Pulse Width | LOW |] | 6 | | 9 | | ns |
| 1PHL | Propagation Delay CLK to ERR (No | te 1) |] | | 15 | _ | 18 | ns |
| ^t PLH | Propagation Delay CLR to ERR | _ |] | | 20 | | 23 | ns |
| tPLH | Propagation-Delay Ti, Parity to ERR | |] | | 29 | | 33 | ns |
| 1PHL | (PASS Mode Only) Am29C853/854 | |] | | 25 | · · · · · · | 28 | ns |
| t _{PLH} | | | 1 | | 22 | | 25 | ns |
| 1PHL | Propagation Delay OER to Parity | | | | 22 | | 25 | ns |

*See test circuit and waveforms. Notes: 1. For Am29C853/Am29C855, replace CLK with EN. 2. Applies only to Am29C833.