

HS-C²MOS™ INTEGRATED CIRCUITS

040655

M54HC259

M74HC259

PRELIMINARY DATA

8 BIT ADDRESSABLE LATCH


DESCRIPTION

The M54/74HC259 is a high speed CMOS 8 BIT ADDRESSABLE LATCH fabricated in silicon gate C²MOS technology. It has the same high speed performance of LS-TTL combined with true CMOS low power consumption.


The M54HC259/M74HC259 has single data input (D) 8 latch outputs (Q1-Q8), 3 address inputs (A, B, and C), common enable input (E), and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B, and C inputs. When ENABLE is taken low the data flows through to the addresses output. The data is stored when ENABLE transitions from low to high. All undressed latches will remain unaffected. With enable in the high state the device is deselected, and all latches remain in their previous state, unaffected by changes on the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the enable should be held high (inactive) while the address lines are changing.

If enable is held high and CLEAR is taken low all eight latches are cleared to a low state. If enable is low all latches except the addressed latch will be cleared. The addressed latch will instead follow the D input, effectively implementing a 3-to-8 line decoder.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.



PIN CONNECTIONS (top view)




CHIP CARRIER



NC = No Internal Connection

FEATURES

- High Speed
 $t_{PD} = 13 \text{ ns (Typ)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation
 $I_{CC} = 4 \mu\text{A}$ (Max.) at $T_A = 25^\circ\text{C}$
- High Noise Immunity
 $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (Min.)
- Output Drive Capability
10 LS-TTL Loads
- Symmetrical Output Impedance
 $|I_{OH}| = I_{OL} = 4 \text{ mA}$ (Min.)
- Balanced Propagation Delays
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range
 V_{CC} (opr) = 2V to 6V
- Pin and Function compatible with 54/74LS259

M54HC259**M74HC259****LOGIC DIAGRAM****TRUTH TABLE**

INPUTS		OUTPUTS OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	\bar{G}			
H	L	D	Q_{10}	Addressable Latch
H	H	Q_{10}	Q_{10}	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear

SELECT INPUTS			LATCH ADDRESS
C	B	A	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	- 0.5 to 7	V
V_I	DC Input Voltage	- 0.5 to $V_{CC} + 0.5$	V
V_O	DC Output Voltage	- 0.5 to $V_{CC} + 0.5$	V
I_{IK}	DC Input Diode Current	± 20	mA
I_{OK}	DC Output Diode Current	± 20	mA
I_O	DC Output Source Sink Current Per Output Pin	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500 (*)	mW
T_{Stg}	Storage Temperature	- 65 to 150	$^{\circ}\text{C}$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: $\equiv 65^{\circ}\text{C}$ derate to 300 mW by 10 mW/ $^{\circ}\text{C}$: 65°C to 85°C .

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit		Unit
V_{CC}	Supply Voltage	2 to 6		V
V_I	Input Voltage	0 to V_{CC}		V
V_O	Output Voltage	0 to V_{CC}		V
T_A	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125		$^{\circ}\text{C}$
t_r, t_f	Input Rise and Fall Time	V_{CC} { 2 V 4.5V 6 V	0 to 1000 0 to 500 0 to 400	ns

DC SPECIFICATIONS

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^{\circ}\text{C}$ 54HC and 74HC			$- 40 \text{ to } 85^{\circ}\text{C}$ 74HC		$- 55 \text{ to } 125^{\circ}\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V_{IH}	High Level Input Voltage	2.0 4.5 6.0		1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	1.5 3.15 4.2	— — —	V
V_{IL}	Low Level Input Voltage	2.0 4.5 6.0		— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V

M54HC259**M74HC259****DC SPECIFICATIONS (Continued)**

Symbol	Parameter	V _{CC}	Test Condition	T _A = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	High Level Output Voltage	2.0	V _I	I _O	1.9	2.0	—	1.9	—	1.9	—
		4.5	V _{IH}	-20 μA	4.4	4.5	—	4.4	—	4.4	—
		6.0	V _{IH} or V _{IL}	—	5.9	6.0	—	5.9	—	5.9	—
		4.5	V _{IL}	-4.0 mA	4.18	4.31	—	4.13	—	4.10	—
		6.0		-5.2 mA	5.68	5.8	—	5.63	—	5.60	—
		2.0	V _{IH}	20 μA	—	0	0.1	—	0.1	—	0.1
V _{OL}	Low Level Output Voltage	4.5	V _{IH}	—	—	0	0.1	—	0.1	—	0.1
		6.0	V _{IH} or V _{IL}	—	—	0	0.1	—	0.1	—	0.1
		4.5	V _{IL}	4.0 mA	—	0.17	0.26	—	0.33	—	0.40
		6.0		5.2 mA	—	0.18	0.26	—	0.33	—	0.40
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND	—	—	±0.1	—	±1	—	±1	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND	—	—	4	—	40	—	80	μA

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V, T_A = 25°C, C_L = 15pF, Input t_r = t_f = 6ns)

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
t _{TLH} t _{THL}	Output Transition Time		4	8	ns
t _{PLH} t _{PHL}	Propagation Delay Time (DATA - QN)		13	21	ns
t _{PLH} t _{PHL}	Propagation Delay Time (ADD - QN)		21	33	ns
t _{PLH} t _{PHL}	Propagation Delay Time (EN - QN)		18	29	ns
t _{PHL}	Propagation Delay Time (CL - QN)		14	23	ns
t _{W(L)}	Minimum Pulse width (CL)		8	15	ns
t _{W(L)}	Minimum Pulse width (EN)		8	15	ns
t _s	Minimum Set-up Time (DATA)		3	10	ns
t _s	Minimum Set-up Time (ADD)		—	0	ns
t _h	Minimum Hold Time (DATA)		—	5	ns
t _h	Minimum Hold Time (ADD)		—	0	ns

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC}	Test Condition	$T_A = 25^\circ\text{C}$ 54HC and 74HC			$-40 \text{ to } 85^\circ\text{C}$ 74HC		$55 \text{ to } 125^\circ\text{C}$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t_{TLH} t_{THL}	Output Transition Time	2.0 4.5 6.0		— — —	22 8 7	75 15 13	— — —	90 18 16			ns
t_{PLH} t_{PHL}	Propagation Delay Time (DATA - QN)	2.0 4.5 6.0		— — —	73 16 14	130 26 22	— — —	160 32 28			ns
t_{PLH} t_{PHL}	Propagation Delay Time (ADD - QN)	2.0 4.5 6.0		— — —	115 24 21	190 38 33	— — —	230 46 39			ns
t_{PLH} t_{PHL}	Propagation Delay Time (EN - QN)	2.0 4.5 6.0		— — —	100 21 18	165 33 28	— — —	200 40 34			ns
t_{PHL}	Propagation Delay Time (CL - QN)	2.0 4.5 6.0		— — —	80 17 15	135 27 23	— — —	165 33 28			ns
$t_{W(L)}$	Minimum Pulse Width (CL)	2.0 4.5 6.0		— — —	33 8 7	75 15 13	— — —	90 18 16			ns
$t_{W(L)}$	Minimum Pulse Width (EN)	2.0 4.5 6.0		— — —	35 8 7	75 15 13	— — —	90 18 16			ns
t_s	Minimum Set-up Time (DATA)	2.0 4.5 6.0		— — —	15 3 3	30 10 9	— — —	60 12 11			ns
t_s	Minimum Set-up Time (ADD)	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0			ns
t_h	Minimum Hold Time (DATA)	2.0 4.5 6.0		— — —	— — —	25 5 4	— — —	30 6 5			ns
t_h	Minimum Hold Time (ADD)	2.0 4.5 6.0		— — —	— — —	0 0 0	— — —	0 0 0			ns
C_{IN}	Input Capacitance			—	5	10	—	10			pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	73	—	—	—			pF

Note (*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$