



54F/74F574

Octal D-Type Flip-Flop with TRI-STATE® Outputs

General Description

The 'F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (\overline{OE}). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.



This device is functionally identical to the 'F374 except for the pinouts.

Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'F374
- TRI-STATE outputs for bus-oriented applications


Ordering Code: See Section 5

Logic Symbols




TL/F/9567-1

Pin Assignment
for DIP, SOIC and Flatpak



TL/F/9567-2

Pin Assignment
for LCC and PCC



TL/F/9567-3

Connection Diagrams

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
D ₀ -D ₇	Data Inputs	1.0/1.0	20 μ A/-0.6 mA
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
\overline{OE}	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
O ₀ -O ₇	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

Functional Description

The 'F574 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Inputs		Internal	Outputs	Function	
\overline{OE}	CP	D	Q		
H	H	L	NC	Z	Hold
H	H	H	NC	Z	Hold
H	—	L	L	Z	Load
H	—	H	H	Z	Load
L	—	L	L	L	Data Available
L	—	H	H	H	Data Available
L	H	L	NC	NC	No Change in Data
L	H	H	NC	NC	No Change in Data

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

— = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



TL/F/9567-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
V _{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	−0.5V to V _{CC}
Standard Output	−0.5V to +5.5V
TRI-STATE Output	−0.5V to +5.5V

Current Applied to Output
in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	−55°C to +125°C
Military	0°C to +70°C
Commercial	
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage		−1.2		V	Min	I _{IN} = −18 mA
V _{OH}	Output HIGH Voltage 54F 10% V _{CC}	2.5			V	Min	I _{OH} = −1 mA
	54F 10% V _{CC}	2.4					I _{OH} = −3 mA
	74F 10% V _{CC}	2.5					I _{OH} = −1 mA
	74F 10% V _{CC}	2.4					I _{OH} = −3 mA
	74F 5% V _{CC}	2.7					I _{OH} = −1 mA
	74F 5% V _{CC}	2.7					I _{OH} = −3 mA
V _{OL}	Output LOW Voltage 54F 10% V _{CC}		0.5		V	Min	I _{OL} = 20 mA
	74F 10% V _{CC}		0.5				I _{OL} = 24 mA
I _{IH}	Input HIGH Current		20		μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test		100		μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current		−0.6		mA	Max	V _{IN} = 0.5V
I _{OZH}	Output Leakage Current		50		μA	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current		−50		μA	Max	V _{OUT} = 0.5V
I _{OS}	Output Short-Circuit Current	−60	−150		mA	Max	V _{OUT} = 0V
I _{CEx}	Output HIGH Leakage Current		250		μA	Max	V _{OUT} = V _{CC}
I _{IZZ}	Bus Drainage Test		500		μA	0.0V	V _{OUT} = V _{CC}
I _{ICCZ}	Power Supply Current	55	86		mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		TA = +25°C VCC = +5.0V CL = 50 pF			TA, VCC = MII CL = 50 pF		TA, VCC = Com CL = 50 pF					
		Min	Typ	Max	Min	Max	Min	Max				
f _{max}	Maximum Clock Frequency	100			60		70		MHz	2-1		
t _{TPLH}	Propagation Delay CP to O _n	2.5	5.3	8.5	2.5	9.5	2.5	8.5	ns	2-3		
t _{TPHL}		2.5	5.3	8.5	2.5	9.5	2.5	8.5				
t _{TPZH}	Output Enable Time	3.0	5.5	9.0	2.5	10.5	2.5	10.0	ns	2-5		
t _{TPZL}		3.0	6.0	9.0	2.5	10.5	2.5	10.0				
t _{PHZ}	Output Disable Time	1.5	3.3	5.5	1.5	7.0	1.5	6.5	ns	2-5		
t _{PLZ}		1.5	2.8	5.5	1.5	7.0	1.5	6.5				

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F			54F		74F		Units	Fig No		
		TA = +25°C VCC = +5.0V			TA, VCC = MII		TA, VCC = Com					
		Min	Max	Min	Max	Min	Max	Min				
t _{s(H)}	Set-up Time, HIGH or LOW D _n to CP	2.5		3.0		2.5		2.5	ns	2-6		
t _{s(L)}		2.0		2.5		2.0		2.0				
t _{h(H)}	Hold Time, HIGH or LOW D _n to CP	2.0		2.0		2.0		2.0	ns	2-6		
t _{h(L)}		2.0		2.0		2.0		2.0				
t _{w(H)}	CP Pulse Width HIGH or LOW	5.0		5.0		5.0		5.0	ns	2-4		
t _{w(L)}		5.0		5.0		5.0		5.0				