

TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77, SN7475, SN74L75, SN74L77, SN74LS75 4-BIT BISTABLE LATCHES

BULLETIN NO. DL-S 7611881, MARCH 1974—REVISED OCTOBER 1978

logic

FUNCTION TABLE
(Each Latch)

INPUTS	OUTPUTS
D	Q \bar{Q}
L	L H
H	H L
X	Q_0 \bar{Q}_0

H = high level, L = low level, X = irrelevant

Q_0 = the level of Q before the high-to-low transition of G

description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

The '75, 'L75, and 'LS75 feature complementary Q and \bar{Q} outputs from a 4-bit latch, and are available in various 16-pin packages. For higher component density applications, the '77, 'L77, and 'LS77 4-bit latches are available in 14-pin flat packages.

These circuits are completely compatible with all popular TTL or DTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series 54, 54L, and 54LS devices are characterized for operation over the full military temperature range of -55°C to 125°C ; Series 74, 74L, and 74LS devices are characterized for operation from 0°C to 70°C .

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '75, 'L75, '77, 'L77 'L75, 'LS77	5.5 V
Interemitter voltage (see Note 2)	7 V
Operating free-air temperature range: SN54', SN54L', SN54LS' Circuits SN74', SN74L', SN74LS' Circuits	5.5 V
Storage temperature range	-55°C to 125°C
	0°C to 70°C
	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.


2. This is the voltage between two emitters of a multiple-emitter input transistor and is not applicable to the 'LS75 and 'LS77.

SN5475, SN54LS75 . . . J OR W PACKAGE

SN54L75 . . . J PACKAGE


SN7475, SN74L75, SN74LS75 . . . J OR N PACKAGE

(TOP VIEW)



SN5477, SN54LS77 . . . W PACKAGE

SN54L77, SN74L77 . . . T PACKAGE





NC—No internal connection

**TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77,
SN7475, SN74L75, SN74L77, SN74LS75**
4-BIT BISTABLE LATCHES

REVISED OCTOBER 1976


functional block diagrams (each latch)

'75, '77, 'L75, 'L77




schematics of inputs and outputs


'75, '77




'L75, 'L77




'LS75, 'LS77




'75, '77



'L75, 'L77



'LS75, 'LS77



TYPES SN5475, SN5477, SN7475 4-BIT BISTABLE LATCHES

recommended operating conditions

	SN5475, SN5477			SN7475			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}				-400		-400	μA
Low-level output current, I_{OL}				16		16	mA
Width of enabling pulse, t_W	20			20			ns
Setup time, t_{SU}	20			20			ns
Hold time, t_h	5			5			ns
Operating free-air temperature, T_A	-55	125	0	70			$^{\circ}C$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]		MIN	TYP [‡]	MAX	UNIT
V_{IH} High-level input voltage				2		V
V_{IL} Low-level input voltage				0.8		V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$,	$I_I = -12 \text{ mA}$			-1.5	V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$,	$V_{IH} = 2 \text{ V}$,	2.4	3.4		V
	$V_{IL} = 0.8 \text{ V}$,	$I_{OH} = -400 \mu A$				
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$,	$V_{IH} = 2 \text{ V}$,	0.2	0.4		V
	$V_{IL} = 0.8 \text{ V}$,	$I_{OL} = 16 \text{ mA}$				
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$,	$V_I = 5.5 \text{ V}$		1		mA
I_{IH} High-level input current	D input			80		
	G input	$V_{CC} = \text{MAX}$,	$V_I = 2.4 \text{ V}$	160		μA
I_{IL} Low-level input current	D input			-3.2		
	G input	$V_{CC} = \text{MAX}$,	$V_I = 0.4 \text{ V}$	-6.4		mA
I_{OS} Short-circuit output current [§]		$V_{CC} = \text{MAX}$	SN54'	-20	-57	
			SN74'	-18	-57	mA
I_{CC} Supply current		$V_{CC} = \text{MAX}$,	SN54'	32	46	
		See Note 3	SN74'	32	53	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is tested with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER [○]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	D	Q	$C_L = 15 \text{ pF}$, $R_L = 400 \Omega$, See Figure 1	16	30		
t_{PHL}		Q		14	25		ns
t_{PLH}^{\dagger}		\bar{Q}		24	40		
t_{PHL}^{\dagger}		\bar{Q}		7	15		
t_{PLH}		Q		16	30		
t_{PHL}		Q		7	15		
t_{PLH}^{\dagger}		\bar{Q}		16	30		
t_{PHL}^{\dagger}		\bar{Q}		7	15		ns

[○] t_{PLH} = propagation delay time, low-to-high-level output

[○] t_{PHL} = propagation delay time, high-to-low-level output

[†]These parameters are not applicable for the SN5477.

TYPES SN54L75, SN54L77, SN74L75, SN74L77

4-BIT BISTABLE LATCHES

recommended operating conditions

	SN54L75, SN54L77			SN74L75, SN74L77			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}			-200			-200	μA
Low-level output current, I _{OL}			8			8	mA
Width of enabling pulse, t _w	100			100			ns
Setup time, t _{su}	40			40			ns
Hold time, t _h	10			10			ns
Operating free-air temperature, T _A	-55	125	0	70			°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]		MIN	TYP [‡]	MAX	UNIT
V _{IH} High-level input voltage				2		V
V _{IL} Low-level input voltage				0.8		V
V _{IK} Input clamp voltage	V _{CC} = MIN,	I _I = -12 mA			-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V, V _{IL} = 0.8 V,	2.4	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V, V _{IL} = 0.8 V,	0.2	0.4		V
I _I Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V		1		mA
I _{IH} High-level input current	D input	V _{CC} = MAX,		40		μA
	G input	V _I = 2.4 V		80		
I _{IL} Low-level input current	D input	V _{CC} = MAX,		-1.6		mA
	G input	V _I = 0.4 V		-3.2		
I _{OS} Short-circuit output current [§]	V _{CC} = MAX	SN54L'	-10	-29		mA
		SN74L'	-9	-29		
I _{CC} Supply current	V _{CC} = MAX,	SN54L'	16	23		mA
	See Note 3	SN74L'	16	27		

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is tested with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [◊]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	D	Q	C _L = 15 pF, R _L = 800 Ω, See Figure 1	32	60		ns
t _{PHL}		Q		28	50		
t _{PLH} [¶]		Q		48	80		ns
t _{PHL} [¶]		Q		14	30		
t _{PLH}		Q		32	60		ns
t _{PHL}		Q		14	30		
t _{PLH} [¶]		Q		32	60		ns
t _{PHL} [¶]		Q		14	30		

[◊]t_{PLH} ≡ propagation delay time, low-to-high-level output

[¶]t_{PHL} ≡ propagation delay time, high-to-low-level output

[¶]These parameters are not applicable for the SN54L77 and SN74L77.

TYPES SN54LS76, SN54LS77, SN74LS76 4-BIT BISTABLE LATCHES

recommended operating conditions

	SN54LS76 SN54LS77			SN74LS76			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}			-400			-400	μA
Low-level output current, I_{OL}			4			8	mA
Width of enabling pulse, t_W	20			20			ns
Setup time, t_{SU}	20			20			ns
Hold time, t_h	0			0			ns
Operating free-air temperature, T_A	-55		125	0		70	$^{\circ}C$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS76 SN54LS77			SN74LS76			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V_{IH} High-level input voltage		2			2			V
V_{IL} Low-level input voltage			0.7			0.8		V
V_{IK} Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$		-1.5			-1.5		V
V_{OH} High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL} \text{ max}$, $I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
V_{OL} Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL} \text{ max}$	0.25	0.4		0.25	0.4		V
I_I Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 7 \text{ V}$	D input	0.1		G input	0.4		mA
I_{IH} High-level input current	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$	D input	20		G input	80		μA
I_{IL} Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$	D input	-0.4		G input	-1.6		mA
I_{OS} Short-circuit output current [§]	$V_{CC} = \text{MAX}$		-20	-100		-20	-100	mA
I_{CC} Supply current	$V_{CC} = \text{MAX}$, See Note 2	'LS75	6.3	12	'LS77	6.3	12	mA
		'LS77	6.9	13				

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
NOTE 2: I_{CC} is tested with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER [○]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS75			'LS77			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	D	Q		15	27		11	19		
t_{PHL}				9	17		9	17		ns
t_{PLH}	D	\bar{Q}		12	20					
t_{PHL}				7	15					ns
t_{PLH}	G	Q		15	27		10	18		
t_{PHL}				14	25		10	18		ns
t_{PLH}	G	\bar{Q}		16	30					
t_{PHL}				7	15					ns


[○] t_{PLH} ≡ propagation delay time, low-to-high-level output

[○] t_{PHL} ≡ propagation delay time, high-to-low-level output

**TYPES SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77,
SN7475, SN74L75, SN74L77, SN74LS75**
4-BIT BISTABLE LATCHES

switching characteristics

PARAMETER MEASUREMENT INFORMATION



NOTES:

- A. The pulse generators have the following characteristics: $Z_{out} \approx 50 \Omega$; for pulse generator A, PRR ≤ 500 kHz; for pulse generator B, PRR ≤ 1 MHz. Positions of D and G input pulses are varied with respect to each other to verify setup times.
- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064.
- D. When measuring propagation delay times from the D input, the corresponding G input must be held high.
- E. For '75, '77, 'L75, and 'L77, $V_{ref} = 1.5$ V; for 'LS75 and 'LS77, $V_{ref} = 1.3$ V.

[†]Complementary Q outputs are on the '75, 'L75, and 'LS75 only.

FIGURE 1