

Octal D-Type Flip-Flop with 3-State Output

TC74HC374 Non-Inverted

TC74HC534 Inverted

The TC74HC374A and TC74HC534A are high speed CMOS OCTAL FLIP-FLOP with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a clock input (CK) and a output enable input (\overline{OE}).


When \overline{OE} input is high, the eight outputs are in a high impedance state.

The TC74HC374A has non-inverting output, and the TC74HC534A has inverting outputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features


- High Speed: $f_{MAX} = 77MHz$ (Typ.) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max.) at $T_a = 25^\circ C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OHL}| = I_{OL} = 6mA$ (Min.)
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2V \sim 6V$
- Pin and Function Compatible with 74LS374/534



TC74HC374A



TC74HC534A



Pin Assignment


Truth Table

Inputs			Outputs	
\overline{OE}	CK	D	$Q(\text{HC374A})$	$\overline{Q}(\text{HC534A})$
H	X	X	Z	Z
L	—	X	Q_n	\overline{Q}_n
L	—	L	L	H
L	—	H	H	L



X: Don't Care

Z: High Impedance

Q_n (\overline{Q}_n): No Change



IEC Logic Symbol



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5-V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±35	mA
DC V _{CC} /Ground Current	I _{CC}	±75	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} = 2.0V) 0 ~ 500(V _{CC} = 4.5V) 0 ~ 400(V _{CC} = 6.0V)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition		Ta = 25°C			Ta = -40 ~ 85°C		Unit		
				V _{CC}	Min.	Typ.	Max.	Min.			
High-Level Input Voltage	V _{IH}	-		2.0	1.5	—	—	1.5	—	V	
				4.5	3.15	—	—	3.15	—		
				6.0	4.2	—	—	4.2	—		
Low-Level Input Voltage	V _{IL}	-		2.0	—	—	0.5	—	0.5	V	
				4.5	—	—	1.35	—	1.35		
				6.0	—	—	1.8	—	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20µA	2.0	1.9	2.0	—	1.9	—	V	
				4.5	4.4	4.5	—	4.4	—		
		V _{IN} = V _{IH} or V _{IL}	I _{OH} = -6 mA I _{OH} = -7.8mA	6.0	5.9	6.0	—	5.9	—		
				4.5	4.18	4.31	—	4.13	—		
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20µA	6.0	5.68	5.80	—	5.63	—	V	
				2.0	—	0.0	0.1	—	0.1		
		V _{IN} = V _{CC} or GND	I _{OL} = 6 mA I _{OL} = 7.8mA	4.5	—	0.0	0.1	—	0.1		
				6.0	—	0.0	0.1	—	0.1		
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		6.0	—	—	±0.5	—	±5.0	µA	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND		6.0	—	—	±0.1	—	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND		60	—	—	4.0	—	40.0		

Timing Requirements (Input t_l = t_h = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Unit
			V _{CC}	Typ.	Limit	
Minimum Pulse Width (CK)	t _{W(H)}	-	2.0	-	75	ns
			4.5	-	15	
			6.0	-	13	
Minimum Setup Time (D _n)	t _s	-	2.0	-	75	ns
			4.5	-	15	
			6.0	-	13	
Minimum Hold Time (D _n)	t _h	-	2.0	-	0	ns
			4.5	-	0	
			6.0	-	0	
Clock Frequency	f	-	2.0	-	6	MHz
			4.5	-	31	
			6.0	-	36	

AC Electrical Characteristics (Input t_l = t_h = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
			CL	V _{CC}	Min.	Typ.	Max.		
Output Transition Time	t _{TLH} t _{THL}	-	50	2.0	-	20	60	ns	
				4.5	-	6	12		
				6.0	-	5	10		
Propagation Delay Time (CK-Q, Q̄)	t _{pLH}	-	50	2.0	-	45	140	ns	
				4.5	-	15	28		
				6.0	-	13	24		
	t _{pHL}		150	2.0	-	60	190		
	4.5			-	12	38			
	6.0			-	17	32			
Output Enable Time	t _{pZL} t _{pZH}	R _L = 1KΩ	50	2.0	-	39	135	ns	
				4.5	-	13	37		
				6.0	-	11	23		
			150	2.0	-	54	185		
				4.5	-	18	37		
				6.0	-	15	31		
Output Disable Time	t _{pLZ} t _{pHZ}	R _L = 1KΩ	50	2.0	-	30	135	ns	
				4.5	-	13	37		
				6.0	-	12	23		
Maximum Clock Frequency	f _{MAX}	-	50	2.0	6	18	-	pF	
				4.5	31	75	-		
				6.0	36	90	-		
			150	2.0	4	16	-		
				4.5	22	54	-		
				6.0	26	63	-		
Input Capacitance	C _{IN}	-			-	5	10	-	
Output Capacitance	C _{OUT}	-			-	10	-	-	
Power Dissipation Capacitance	C _{PD(1)}	-			-	47	-	-	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per Flip-Flop})$$

And the total C_{PD} when n pcs. of F/F operate can be gained by the following equation:

$$C_{PD(\text{total})} = 30 + 17 \cdot n$$