

December 1996

Fast CMOS 3.3V 8-Bit Registered Transceivers

Features



- Advanced 0.6 micron CMOS Technology
- Compatible with LCX™ Families of Products
- Supports 5V Tolerant Mixed Signal Mode Operation
 - Input Can Be 3V or 5V
 - Output Can Be 3V or Connected to 5V Bus
- Advanced Low Power CMOS Operation
- Excellent Output Drive Capability:
 - Balanced Drives (24mA Sink and Source)
- Low Ground Bounce Outputs
- Hysteresis on All Inputs

Description

The CD74LPT646 and CD74LPT652 are designed with a bus transceiver with three-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The CD74LPT652 utilizes GAB and $\overline{\text{GBA}}$ signals to control the transceiver functions. The CD74LPT646 utilizes the enable control ($\overline{\text{G}}$) and direction pins (DIR) to control the transceiver functions. SAB and SBA control pins are used to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input level selects real-time data and a high selects stored data.

The CD74LPT646 and CD74LPT652 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Pinout



Ordering Information


| PART NUMBER | TEMP. RANGE (°C) | PACKAGE | PKG. NO. |
|---------------|------------------|------------|----------|
| CD74LPT646QM | -40 to 85 | 24 Ld QSOP | M24.15-P |
| CD74LPT646AQM | -40 to 85 | 24 Ld QSOP | M24.15-P |
| CD74LPT646CQM | -40 to 85 | 24 Ld QSOP | M24.15-P |
| CD74LPT646M | -40 to 85 | 24 Ld SOIC | M24.3-P |
| CD74LPT646AM | -40 to 85 | 24 Ld SOIC | M24.3-P |
| CD74LPT646CM | -40 to 85 | 24 Ld SOIC | M24.3-P |
| CD74LPT652QM | -40 to 85 | 24 Ld QSOP | M24.15-P |
| CD74LPT652AQM | -40 to 85 | 24 Ld QSOP | M24.15-P |
| CD74LPT652CQM | -40 to 85 | 24 Ld QSOP | M24.15-P |
| CD74LPT652M | -40 to 85 | 24 Ld SOIC | M24.3-P |
| CD74LPT652AM | -40 to 85 | 24 Ld SOIC | M24.3-P |
| CD74LPT652CM | -40 to 85 | 24 Ld SOIC | M24.3-P |

NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

CD74LPT646, CD74LPT652

Functional Block Diagram



TRUTH TABLE (CD74LPT646)

| FUNCTION/OPERATION | INPUTS | | | | | | DATA I/O (NOTE 1) | |
|---------------------------|----------------|-----|--------|--------|-----|-----|---------------------------------|---------------------------------|
| | \overline{G} | DIR | CPAB | CPBA | SAB | SBA | A ₀ - A ₇ | B ₀ - B ₇ |
| Isolation | H | X | H or L | H or L | X | X | Input | Input |
| Store A and B Data | H | X | ↑ | ↑ | X | X | | |
| Real Time B Data to A Bus | L | L | X | X | X | L | Output | Input |
| Stored B Data to A Bus | L | L | X | H or L | X | H | | |
| Real Time A Data to B Bus | L | H | X | X | L | X | Input | Output |
| Stored A Data to B Bus | L | H | H or L | X | H | X | | |

TRUTH TABLE (CD74LPT652)

| FUNCTION/OPERATION | INPUTS | | | | | | (NOTES 1, 2) DATA I/O | |
|---------------------------|--------|------------------|--------|--------|------------|-----|---------------------------------|---------------------------------|
| | GAB | \overline{GAB} | CPAB | CPBA | SAB | SBA | A ₀ - A ₇ | B ₀ - B ₇ |
| Isolation | L | H | H or L | H or L | X | X | Input | Input |
| Store A and B Data | L | H | ↑ | ↑ | X | X | | |
| Store A, Hold B | X | H | ↑ | H or L | X | X | Input | Unspecified |
| Store A in Both Registers | H | H | ↑ | ↑ | X (Note 2) | X | Input | Output (Note 1) |

CD74LPT646, CD74LPT652


TRUTH TABLE (CD74LPT652) (Continued)

| FUNCTION/OPERATION | INPUTS | | | | | | (NOTES 1, 2) DATA I/O | |
|---|--------|-------------------------|-------------|-------------|--------|-----------------|-----------------------------------|---------------------------------|
| | GAB | $\overline{\text{GBA}}$ | CPAB | CPBA | SAB | SBA | A ₀ - A ₇ | B ₀ - B ₇ |
| Hold A, Store B Store B in Both Registers | L L | X L | H or L ↑ | ↑ ↑ | X X | X X (Note 2) | Unspecified Output (Note 1) | Input Input |
| Real Time B Data to A Bus Stored B Data to A Bus | L L | L L | X X | X H or L | X X | L H | Output | Input |
| Real Time A Data to B Bus Stored A Data to B Bus | H H | H H | X H or L | X X | L H | X X | Input | Output |
| Stored A Data to B Bus and Stored B Data to A Bus | H | L | H or L | H or L | H | H | Output | Output |

NOTES:


1. The data output functions may be enabled or disabled by various signals at the $\overline{\text{G}}$ or DIR for the CD74LPT646 type and GAB or $\overline{\text{GBA}}$ for CD74LPT652 type inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
2. Select Control = L: clocks can occur simultaneously.
 Select Control = H: clocks must be staggered in order to load both registers.
 H = High Voltage Level
 L = Low Voltage Level
 X = Don't Care
 ↑ = LOW-to-HIGH transition

CD74LPT646, CD74LPT652




| | | | | | | |
|------------|-----|------------------|------|------|-----|-----|
| CD74LPT646 | DIR | \overline{G} | CPAB | CPBA | SAB | SBA |
| | L | L | X | X | X | L |
| CD74LPT652 | GAB | \overline{GBA} | CPAB | CPBA | SAB | SBA |
| | L | L | X | X | X | L |

FIGURE 1. REAL-TIME TRANSFER BUS B TO A




| | | | | | | |
|------------|-----|------------------|------|------|-----|-----|
| CD74LPT646 | DIR | \overline{G} | CPAB | CPBA | SAB | SBA |
| | H | L | X | X | L | X |
| CD74LPT652 | GAB | \overline{GBA} | CPAB | CPBA | SAB | SBA |
| | H | H | X | X | L | X |

FIGURE 2. REAL-TIME TRANSFER BUS A TO B



| | | | | | | |
|------------|-----|------------------|------|------|-----|-----|
| CD74LPT646 | DIR | \overline{G} | CPAB | CPBA | SAB | SBA |
| | H | L | ↑ | X | X | X |
| | L | L | X | ↑ | X | X |
| | X | H | ↑ | ↑ | X | X |
| CD74LPT652 | GAB | \overline{GBA} | CPAB | CPBA | SAB | SBA |
| | X | H | ↑ | X | X | X |
| | L | X | X | ↑ | X | X |
| | L | H | ↑ | ↑ | X | X |

FIGURE 3. STORAGE FROM A AND/OR B



| | | | | | | |
|------------|-----|------------------|--------|--------|-----|-----|
| CD74LPT646 | DIR | \overline{G} | CPAB | CPBA | SAB | SBA |
| (NOTE 3) | L | L | X | H or L | X | H |
| | H | L | H or L | X | H | X |
| CD74LPT652 | GAB | \overline{GBA} | CPAB | CPBA | SAB | SBA |
| | H | L | H or L | H or L | H | H |

FIGURE 4. TRANSFER STORES DATA TO A AND/OR B

NOTE:

- 3. Cannot transfer data to A bus and B bus simultaneously.

Pin Descriptions

| PIN NAME | DESCRIPTION |
|---------------------------------|---|
| A ₀ - A ₇ | Data Register A Inputs, Data Register B Outputs |
| B ₀ - B ₇ | Data Register B Inputs, Data Register A Outputs |
| CPAB, CPBA | Clock Pulse Inputs |
| SAB, SBA | Output Data Source Select Inputs |
| DIR, \overline{G} | Output Enable Inputs (CD74LPT646) |
| GAB, \overline{GBA} | Output Enable Inputs (CD74LPT652) |
| GND | Ground |
| V _{CC} | Power |

CD74LPT646, CD74LPT652

Electrical Specifications (Continued)

| PARAMETER | SYMBOL | (NOTE 5) TEST CONDITIONS | MIN | (NOTE 6) TYP | MAX | UNITS | |
|---|-----------------|---|--|-----------------|-----|------------------|--------------------------|
| CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$ | | | | | | | |
| Input Capacitance (Note 10) | C_{IN} | $V_{IN} = 0\text{V}$ | - | 4.5 | 6 | pF | |
| Output Capacitance (Note 10) | C_{OUT} | $V_{OUT} = 0\text{V}$ | - | 5.5 | 8 | pF | |
| POWER SUPPLY SPECIFICATIONS | | | | | | | |
| Quiescent Power Supply Current | I_{CC} | $V_{CC} = \text{Max}$ | $V_{IN} = \text{GND}$ or V_{CC} | - | 0.1 | 10 | μA |
| Quiescent Power Supply Current TTL Inputs HIGH | ΔI_{CC} | $V_{CC} = \text{Max}$ | $V_{IN} = V_{CC} - 0.6\text{V}$ (Note 11) | - | 2.0 | 30 | μA |
| Dynamic Power Supply (Note 12) | I_{CCD} | $V_{CC} = \text{Max}$, Outputs Open $\bar{G} = \text{DIR} = \text{GND}$ One Bit Toggling 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | - | 50 | 75 | $\mu\text{A}/\text{MHz}$ |
| Total Power Supply Current (Note 14) | I_C | $V_{CC} = \text{Max}$, Outputs Open $f_1 = 10\text{MHz}$, 50% Duty Cycle $\bar{G} = \text{DIR} = \text{GND}$ or $\text{GAB} = \bar{\text{GBA}} = \text{GND}$ One Bit Toggling | $V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$ | - | 0.6 | 2.3 | mA |
| | | $V_{CC} = \text{Max}$, Outputs Open $f_1 = 2.5\text{MHz}$, 50% Duty Cycle $\bar{G} = \text{DIR} = \text{GND}$ or $\text{GAB} = \bar{\text{GBA}} = \text{GND}$ 8 Bits Toggling | $V_{IN} = V_{CC} - 0.6\text{V}$ $V_{IN} = \text{GND}$ | - | 2.1 | 4.7 (Note 13) | mA |

Switching Specifications Over Operating Range (NOTE 15)

| PARAMETER | SYMBOL | (NOTE 16) TEST CONDITIONS | CD74LPTxxx | | CD74LPTxxxA | | CD74LPTxxxC | | UNITS |
|---|--------------------------|--|------------------|------|------------------|-----|------------------|-----|-------|
| | | | (NOTE 17) MIN | MAX | (NOTE 17) MIN | MAX | (NOTE 17) MIN | MAX | |
| CD74LPT646 | | | | | | | | | |
| Propagation Delay Bus to Bus | t_{PLH} , t_{PHL} | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | 2.0 | 7.5 | 2.0 | 6.3 | 1.5 | 5.4 | ns |
| Output Enable Time \bar{G} , DIR to Bus | t_{PZH} , t_{PZL} | | 2.0 | 14.0 | 2.0 | 9.8 | 1.5 | 7.8 | ns |
| Output Disable Time \bar{G} , DIR to Bus | t_{PHZ} , t_{PLZ} | | 2.0 | 9.0 | 2.0 | 6.3 | 1.5 | 6.3 | ns |
| Propagation Delay Clock to Bus | t_{PLH} , t_{PHL} | | 2.0 | 9.0 | 2.0 | 6.3 | 1.5 | 5.7 | ns |
| Propagation Delay SBA or SAB to Bus | t_{PLH} , t_{PHL} | | 2.0 | 9.5 | 2.0 | 7.7 | 1.5 | 6.2 | ns |
| Setup Time HIGH or LOW, Bus to Clock | t_{SU} | | 4.0 | - | 2.0 | - | 2.0 | - | ns |
| Hold Time HIGH or LOW, Bus to Clock | t_H | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | 2.0 | - | 1.5 | - | 1.5 | - | ns |
| | | | 6.0 | - | 5.0 | - | 5.0 | - | ns |
| Clock Pulse Width HIGH or LOW | t_W | | | | | | | | |

CD74LPT646, CD74LPT652


Switching Specifications Over Operating Range (NOTE 15) (Continued)

| PARAMETER | SYMBOL | (NOTE 16) TEST CONDITIONS | CD74LPTxxx | | CD74LPTxxxA | | CD74LPTxxxC | | UNITS |
|--|--------------------------|--|------------------|------|------------------|-----|------------------|-----|-------|
| | | | (NOTE 17) MIN | MAX | (NOTE 17) MIN | MAX | (NOTE 17) MIN | MAX | |
| CD74LPT652 | | | | | | | | | |
| Propagation Delay Bus to Bus | t_{PLH} , t_{PHL} | $C_L = 50\text{pF}$ $R_L = 500\Omega$ | 2.0 | 7.5 | 2.0 | 6.3 | 1.5 | 5.4 | ns |
| Output Enable Time $\overline{\text{G}}\text{BA}$, GAB to Bus | t_{PZH} , t_{PZL} | | 2.0 | 14.0 | 2.0 | 9.8 | 1.5 | 7.8 | ns |
| Output Disable Time $\overline{\text{G}}\text{BA}$, GAB to Bus | t_{PHZ} , t_{PLZ} | | 2.0 | 9.0 | 2.0 | 6.3 | 1.5 | 6.3 | ns |
| Propagation Delay Clock to Bus | t_{PLH} , t_{PHL} | | 2.0 | 9.0 | 2.0 | 6.3 | 1.5 | 5.7 | ns |
| Propagation Delay SBA or SAB to Bus | t_{PLH} , t_{PHL} | | 2.0 | 9.5 | 2.0 | 7.7 | 1.5 | 6.2 | ns |
| Setup Time HIGH or LOW, Bus to Clock | t_{SU} | | 4.0 | - | 2.0 | - | 2.0 | - | ns |
| Hold Time HIGH or LOW, Bus to Clock | t_H | | 2.0 | - | 1.5 | - | 1.5 | - | ns |
| Clock Pulse Width HIGH or LOW | t_W | | 6.0 | - | 5.0 | - | 5.0 | - | ns |

NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
6. Typical values are at $V_{CC} = 3.3\text{V}$, 25°C ambient and maximum loading.
7. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
8. This parameter is guaranteed but not tested.
9. $V_{OH} = V_{CC} - 0.6\text{V}$ at rated current.
10. This parameter is determined by device characterization but is not production tested.
11. Per TTL driven input; all other inputs at V_{CC} or GND.
12. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
13. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
14. $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (N_{CP} f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current } (I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$
 All currents are in milliamps and all frequencies are in megahertz.
15. Propagation Delays and Enable/Disable times are with $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$, normal range. For $V_{CC} = 2.7\text{V}$, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
16. See test circuit and wave forms.
17. Minimum limits are guaranteed but not tested on Propagation Delays.

Test Circuits and Waveforms



| SWITCH POSITION | |
|------------------------------------|--------|
| TEST | SWITCH |
| t_{PLZ} , t_{PZL} , Open Drain | 6V |
| t_{PHZ} , t_{PZH} | GND |
| t_{PLH} , t_{PHL} | Open |

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

18. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$;
 t_f , $t_r \leq 2.5\text{ns}$.

FIGURE 5. TEST CIRCUIT




FIGURE 6. SETUP, HOLD, AND RELEASE TIMING




FIGURE 7. PULSE WIDTH




FIGURE 8. ENABLE AND DISABLE TIMING




FIGURE 9. PROPAGATION DELAY