


SPEED/PACKAGE AVAILABILITY

54 F 74 A,F
54LS F,W 74LS A,F


DESCRIPTION

A low logic level at the clear input resets the Q output to a low level regardless of the levels at the other inputs. With clear inactive (high), a high level at the clock input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the function table, as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

PIN CONFIGURATION



LOGIC DIAGRAM



TRUTH TABLE (Each Flip-Flop)

INPUTS				OUTPUTS	
CLEAR	CLOCK	J	K	Q	Q̄
L	X	X	X	L	H
H	↓	L	L	Q ₀	Q̄ ₀
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	TOGGLE
H	H	X	X	Q ₀	Q̄ ₀

H = high level (steady state)
L = low level (steady state)
X = irrelevant
↓ = transition from high to low level
Q₀ = the level of Q before the indicated input conditions were established.
TOGGLE: each output changes to the complement of its previous level on each ↓ clock transition.

SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

TEST CONDITIONS			54/74			54/74LS			UNIT
			C _L = 15pF R _L = 400Ω			C _L = 15pF R _L = 2KΩ			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	
f _{Clock} Clock frequency			15	20		30	45		MHz
t _w (Clock) Width of clock pulse						20			ns
		Clock high	20						
		Clock low	47						
t _w (Clear) Width of clear pulse			25			25			ns
t _{Setup} Input setup time			0			20↓			ns
t _{Hold} Input hold time			0			0↓			ns
Propagation delay time									
t _{PLH} Low-to-high	Clear			16	25		11	20	ns
t _{PHL} High-to-low				25	40		15	30	
t _{PLH} Low-to-high	Clock		10	16	25		11	20	
t _{PHL} High-to-low			10	25	40		15	30	

Load circuit and typical waveforms are shown at the front of section.