
SPEED/PACKAGE AVAILABILITY

54 F 74 A,F 54LS F.W 74LS A.F


DESCRIPTION

A low logic level at the clear input resets the Q output to a low level regardless of the levels at the other inputs. With clear inactive (high), a high level at the clock input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the function table, as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

LOGIC DIAGRAM



PIN CONFIGURATION



TRUTH TABLE (Each Flip-Flop)

| | OUTPUTS | | | | | |
|-------|----------|---|---|----------------|-----------------------------|--|
| CLEAR | CLOCK | J | К | Q | Q | |
| L | х | х | Х | L | I | |
| Н | ļ | L | L | Qn | $\overline{\mathbf{Q}}_{0}$ | |
| H | ļ | H | L | н | Ľ | |
| H | 1 | L | н | L | Н | |
| H | ↓ | H | н | TOGGLE | | |
| н | Н | x | Х | Q ₀ | \overline{Q}_{0} | |

H = high level (steady state)
L = low level (steady state)

X = irrelevant

A = irrelevent.

- transition from high to low level

Q_Q = the level of Q before the indicated input conditions were established.

TOGGLE: each output changes to the complement of its previous level on each ↓ clock tran-

SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

| | | | 54/74 | | | 54/74LS | | | |
|--|---------------|--------------|--|-----|-----|---|-----|-----|------|
| TEST CONDITIONS | | | C _L =15pF R _L =400Ω | | | C _L =15pF R _L =2KΩ | | | |
| PARAMETER | FROM INPUT | TO OUTPUT | MIN | ТҮР | MAX | MIN | TYP | MAX | UNIT |
| f _{Clock} Clock frequency | | | 15 | 20 | | 30 | 45 | | MHz |
| tw (Clock) Width of clock pulse | | | | | | 20 | | | ns |
| Clock high | | | 20 | | | | | | |
| Clock low | | | 47 | | | | | | |
| t _{w (Clear)} Width of clear pulse | | | 25 | İ | | 25 | | | ns |
| t _{Setup} input setup time | | | 0 | | | 20↓ | | | ns |
| t _{Hold} input hold time | | | 0 | | | of | | | ns |
| Propagation delay time | | | | | | | | | |
| tpLH Low-to-high | Clear | | | 16 | 25 | | 11 | 20 | ns |
| tpHL High-to-low | | | | 25 | 40 | | 15 | 30 | |
| tpLH Low-to-high | Clock | | 10 | 16 | 25 | | 11 | 20 | |
| tpHL High-to-low | | | 10 | 25 | 40 | | 15 | 30 | |

Load circuit and typical waveforms are shown at the front of section.

