


SN54HC125, SN54HC126 SN74HC125, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


D2804, MARCH 1984—REVISED JUNE 1989

- High-Current 3-State Outputs Interface Directly with System Bus or Can Drive Up to 15 LSTTL Loads
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HC125, SN54HC126 . . . J PACKAGE
SN74HC125, SN74HC126 . . . N PACKAGE
(TOP VIEW)



SN54HC125, SN54HC126 . . . FK PACKAGE
(TOP VIEW)



1G on 'HC125; G on 'HC126
NC No internal connection

description

These bus buffers feature independent line drivers with three-state outputs. Each 'HC125 output is disabled when the associated \bar{G} is high, and each 'HC126 output is disabled when the associated G is low.



The SN54HC125 and SN54HC126 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC125 and SN74HC126 are characterized for operation from -40°C to 85°C .

FUNCTION TABLES

'HC125 (EACH BUFFER)			'HC126 (EACH BUFFER)		
INPUTS	OUTPUT		INPUTS	OUTPUT	
\bar{G}	A	Y	G	A	Y
L	H	H	H	H	H
L	L	L	H	L	L
H	X	Z	L	X	Z

H = high level, L = low level, X = irrelevant

logic symbols†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for J and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265





Copyright © 1989, Texas Instruments Incorporated

SN54HC125, SN54HC126, SN74HC125, SN74HC126
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS





logic diagrams (positive logic)

2
HCMOS Devices

'HC125



'HC126



Pin numbers shown are for J and N packages.

SN54HC125, SN54HC126, SN74HC125, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V_{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND pins	± 70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package	260°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC125 SN54HC126			SN74HC125 SN74HC126			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage		2	5	6	2	5	6	V
V_{IH} High-level input voltage	$V_{CC} = 2$ V	1.5			1.5			V
	$V_{CC} = 4.5$ V	3.15			3.15			
	$V_{CC} = 6$ V	4.2			4.2			
V_{IL} Low-level input voltage	$V_{CC} = 2$ V	0	0.3		0	0.3		V
	$V_{CC} = 4.5$ V	0	0.9		0	0.9		
	$V_{CC} = 6$ V	0	1.2		0	1.2		
V_I Input voltage		0	V_{CC}		0	V_{CC}		V
V_O Output voltage		0	V_{CC}		0	V_{CC}		V
t_t Input transition (rise and fall) times	$V_{CC} = 2$ V	0	1000		0	1000		ns
	$V_{CC} = 4.5$ V	0	500		0	500		
	$V_{CC} = 6$ V	0	400		0	400		
T_A Operating free-air temperature		-55	125		-40	85		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC125 SN54HC126	SN74HC125 SN74HC126	UNIT	
			MIN	TYP	MAX	MIN	MAX		
V_{OH}	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu\text{A}$	2 V	1.9	1.998		1.9	1.9	V	
		4.5 V	4.4	4.499		4.4	4.4		
		6 V	5.9	5.999		5.9	5.9		
	4.5 V	3.98	4.30		3.7	3.84			
	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.80		5.2	5.34		
V_{OL}	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 20 \mu\text{A}$	2 V		0.002	0.1		0.1	V	
		4.5 V		0.001	0.1		0.1		
		6 V		0.001	0.1		0.1		
	4.5 V		0.17	0.26		0.4	0.33		
	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4	0.33	
I_I	$V_I = V_{CC}$ or 0	6 V		± 0.1	± 100		± 1000	± 1000	nA
I_{OZ}	$V_O = V_{CC}$ or 0	6 V		± 0.01	± 0.5		± 10	± 5	μA
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$	6 V			8		160	80	μA
C_i		2 to 6 V		3	10		10	10	pF

2

HCMOS Devices



SN54HC125, SN74HC125
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	$T_A \uparrow 25^\circ\text{C}$			SN54HC125		SN74HC125		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	2 V	48	120		150		150	ns	
			4.5 V	14	24		36		30		
			6 V	11	20		25		26		
t_{en}	\bar{G}	Y	2 V	53	120		180		150	ns	
			4.5 V	14	24		36		30		
			6 V	11	20		31		26		
t_{dis}	\bar{G}	Y	2 V	30	120		180		150	ns	
			4.5 V	15	24		36		30		
			6 V	14	20		31		26		
t_t		Any	2 V	28	60		90		75	ns	
			4.5 V	8	12		18		15		
			6 V	6	10		15		13		

C_{pd}	Power dissipation capacitance per gate	No load, $T_A = 25^\circ\text{C}$	45 pF typ
----------	--	-----------------------------------	-----------

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	$T_A = 25^\circ\text{C}$			SN54HC125		SN74HC125		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	2 V	67	150		225		190	ns	
			4.5 V	19	30		45		38		
			6 V	15	25		39		32		
t_{en}	\bar{G}	Y	2 V	100	135		200		170	ns	
			4.5 V	20	27		40		34		
			6 V	17	23		34		29		
t_t		Any	2 V	45	210		315		265	ns	
			4.5 V	17	42		63		53		
			6 V	13	36		53		45		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC126		SN74HC126		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	2 V	47	120		180		150	ns	
			4.5 V	14	24		36		30		
			6 V	11	20		31		26		
t_{en}	G	Y	2 V	57	120		180		150	ns	
			4.5 V	16	24		36		30		
			6 V	12	20		31		26		
t_{dis}	G	Y	2 V	35	120		180		150	ns	
			4.5 V	17	24		36		30		
			6 V	15	20		31		26		
t_t		Any	2 V	28	60		90		75	ns	
			4.5 V	8	12		18		15		
			6 V	6	10		15		13		

C_{pd}	Power dissipation capacitance per gate	No load, $T_A = 25^\circ\text{C}$	45 pF typ
----------	--	-----------------------------------	-----------

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 150 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC126		SN74HC126		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	2 V	67	150		225		188	ns	
			4.5 V	19	30		45		38		
			6 V	15	25		39		33		
t_{en}	G	Y	2 V	100	135		202		169	ns	
			4.5 V	20	27		40		36		
			6 V	17	23		36		30		
t_t		Any	2 V	45	210		315		265	ns	
			4.5 V	17	42		63		53		
			6 V	13	36		53		45		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2
HCMOS Devices