

Octal latched transceiver with dual enable (3-State)

74ABT543

FEATURES

- Combines 74ABT245 and 74ABT373 type functions in one device
- 8-bit octal transceiver with D-type latch
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec JC40.2 Std 17
- ESD protection exceeds 2000 V per MIL STD 883C Method 3015.6 and 200 V per Machine Model

DESCRIPTION

The 74ABT543 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT543 Octal Registered Transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable (\overline{LEAB} , \overline{LEBA}) and Output Enable (\overline{OEAB} , \overline{OEBA}) inputs are provided for each register to permit independent control of data transfer in either direction. The outputs are guaranteed to sink 64mA.

FUNCTIONAL DESCRIPTION

The 74ABT543 contains two sets of eight D-type latches, with separate control

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}; \text{GND} = 0\text{V}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay A _n to B _n	$C_L = 50\text{pF}; V_{CC} = 5\text{V}$	4.4	ns
C_{IN}	Input capacitance	$V_i = 0\text{V}$ or V_{CC}	4	pF
C_{IO}	I/O capacitance	$V_i = 0\text{V}$ or V_{CC}	7	pF
I_{CCZ}	Total supply current	Outputs Disabled; $V_{CC} = 5.5\text{V}$	500	nA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
24-pin plastic DIP (300mil)	-40°C to +85°C	74ABT543N
24-pin plastic SOL (300mil)	-40°C to +85°C	74ABT543D


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
14, 1	$\overline{LEAB} / \overline{LEBA}$	A to B / B to A Latch Enable input (Active Low)
11, 23	$\overline{EAB} / \overline{EBA}$	A to B / B to A Enable input (Active Low)
13, 2	$\overline{OEAB} / \overline{OEBA}$	A to B / B to A Output Enable input (Active Low)
3, 4, 5, 6 7, 8, 9, 10	A0 - A7	Port A, 3-State outputs
22, 21, 20, 19 18, 17, 16, 15	B0 - B7	Port B, 3-State outputs
12	GND	Ground (0V)
24	V_{CC}	Positive supply voltage


pins for each set. Using data flow from A to B as an example, when the A-to-B Enable (\overline{EAB}) input and the A-to-B Latch Enable (\overline{LEAB}) input are Low the A-to-B path is transparent. A subse-

quent Low-to High transition of the \overline{LEAB} signal puts the A data into the latches where it is stored and the B outputs no longer change with the A in-
(continued)


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Octal latched transceiver with dual enable (3-State)

74ABT543

LOGIC DIAGRAM



puts. With \overline{EAB} and \overline{OEAB} both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the EBA, LEBA, and OEBA inputs.

FUNCTION TABLE

$\overline{OE}XX$	INPUTS		DATA	OUTPUTS	STATUS
	$\overline{E}XX$	$\overline{L}EXX$			
H	X	X	X	Z	Disabled
X	H	X	X	Z	Disabled
L	↑	L	h	Z	Disabled + Latch
L	↑	L	l	Z	
L	L	↑	h	H	Latch + Display
L	L	↑	l	L	
L	L	L	H	H	Transparent
L	L	L	L	L	
L	L	H	X	NC	Hold

H= High voltage level

L= Low voltage level

h= High state must be present one setup time before the Low-to-High transition of $\overline{L}EXX$ or $\overline{E}XX$ (XX=AB or BA)

l= Low state must be present one setup time before the Low-to-High transition of $\overline{L}EXX$ or $\overline{E}XX$ (XX=AB or BA)

↑=Low-to-High transition of $\overline{L}EXX$ or $\overline{E}XX$ (XX=AB or BA)

X=Don't care

NC=No change

Z =High impedance "off" state

Octal latched transceiver with dual enable (3-State)

74ABT543

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V _{CC}	DC supply voltage	4.5	5.5	V
V _I	Input voltage	0	V _{CC}	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High level output current		-32	mA
I _{OL}	Low level output current		64	mA
ΔV/Δt	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

Octal latched transceiver with dual enable (3-State)

74ABT543

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _{amb} = +25°C			T _{amb} = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
V _{IK}	Input clamp voltage	V _{CC} = 4.5V; I _{IK} = -18mA		-0.9	-1.2		-1.2	V
V _{OH}	High-level output voltage	V _{CC} = 4.5V; I _{OH} = -3mA; V _I = V _{IL} or V _{IH}	2.5	3.5		2.5		V
		V _{CC} = 5.0V; I _{OH} = -3mA; V _I = V _{IL} or V _{IH}	3.0	4.0		3.0		
		V _{CC} = 4.5V; I _{OH} = -32mA; V _I = V _{IL} or V _{IH}	2.0	2.6		2.0		
V _{OL}	Low-level output voltage	V _{CC} = 4.5V; I _{OL} = 64mA; V _I = V _{IL} or V _{IH}		0.42	0.55		0.55	V
I _I	Input leakage current	Control pins V _{CC} = 5.5V; V _I = GND or 5.5V		±0.01	±1.0		±1.0	µA
		Data pins V _{CC} = 5.5V; V _I = GND or 5.5V		5	100		100	
I _{IH} + I _{OZH}	3-State output High current	V _{CC} = 5.5V; V _O = 2.7V; V _I = V _{IL} or V _{IH}		5.0	50		50	µA
I _{IL} + I _{OZL}	3-State output Low current	V _{CC} = 5.5V; V _O = 0.5V; V _I = V _{IL} or V _{IH}		-5.0	-50		-50	µA
I _O	Short-circuit output current ¹	V _{CC} = 5.5V; V _O = 2.5V	-50	-80	-180	-50	-180	mA
I _{CCH}	Quiescent supply current	V _{CC} = 5.5V; Outputs High; V _I = GND or V _{CC}		0.5	50		50	µA
I _{CCL}		V _{CC} = 5.5V; Outputs Low; V _I = GND or V _{CC}		20	30		30	mA
I _{CCZ}		V _{CC} = 5.5V; Outputs 3-State; V _I = GND or V _{CC}		0.5	50		50	µA
ΔI _{CC}	Additional supply current per input pin ²	One input at 3.4V, other inputs at V _{CC} or GND; V _{CC} = 5.5V		0.3	1.5		1.5	mA

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.

Octal latched transceiver with dual enable (3-State)

74ABT543

AC ELECTRICAL CHARACTERISTICS

GND = 0V; $t_r = t_f = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = 5\text{V}$			$T_{\text{amb}} = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{\text{CC}} = 5\text{V} \pm 0.5\text{V}$		
			Min	Typ	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay An to Bn, Bn to An	Waveform 2	1.9 1.9	4.4 4.4	5.9 5.9	1.9 1.9	6.9 6.9	ns
t_{PLH} t_{PHL}	Propagation delay $\overline{\text{LEBA}}$ to An, $\overline{\text{LEAB}}$ to Bn	Waveform 1, 2	1.6 2.1	4.1 4.6	5.6 6.1	1.6 2.1	6.6 7.1	ns
t_{PZH} t_{PZL}	Output enable time $\overline{\text{OEBA}}$ to An, $\overline{\text{OEAB}}$ to Bn	Waveform 4 Waveform 5	1.4 2.5	3.9 5.0	5.4 6.5	1.4 2.5	6.4 7.5	ns
t_{PHZ} t_{PLZ}	Output disable time $\overline{\text{OEBA}}$ to An, $\overline{\text{OEAB}}$ to Bn	Waveform 4 Waveform 5	3.4 3.0	5.9 5.5	7.4 7.0	3.4 3.0	8.4 8.0	ns
t_{PZH} t_{PZL}	Output enable time EBA to An, $\overline{\text{EAB}}$ to Bn	Waveform 4 Waveform 5	1.4 2.5	3.9 5.0	5.4 6.5	1.4 2.5	6.4 7.5	ns
t_{PHZ} t_{PLZ}	Output disable time EBA to An, $\overline{\text{EAB}}$ to Bn	Waveform 4 Waveform 5	3.4 3.0	5.9 5.5	7.4 7.0	3.4 3.0	8.4 8.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = 5\text{V}$			$T_{\text{amb}} = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{\text{CC}} = 5\text{V} \pm 0.5\text{V}$		
			Min	Typ	Max	Min	Max	
$t_{\text{s}}(\text{H})$ $t_{\text{s}}(\text{L})$	Setup time An to $\overline{\text{LEAB}}$, Bn to $\overline{\text{LEBA}}$	Waveform 3	3.5 3.0			3.5 3.0		ns
$t_{\text{H}}(\text{H})$ $t_{\text{H}}(\text{L})$	Hold time An to $\overline{\text{LEAB}}$, Bn to $\overline{\text{LEBA}}$	Waveform 3	0.5 0.5			0.5 0.5		ns
$t_{\text{s}}(\text{H})$ $t_{\text{s}}(\text{L})$	Setup time An to $\overline{\text{EAB}}$, Bn to $\overline{\text{EBA}}$	Waveform 3	3.5 3.0			3.5 3.0		ns
$t_{\text{H}}(\text{H})$ $t_{\text{H}}(\text{L})$	Hold time An to $\overline{\text{EAB}}$, Bn to $\overline{\text{EBA}}$	Waveform 3	0.5 0.5			0.5 0.5		ns
$t_{\text{w}}(\text{L})$	Latch enable pulse width, Low	Waveform 3	3.5			3.5		ns


Octal latched transceiver with dual enable (3-State)

74ABT543

AC WAVEFORMS









TEST CIRCUIT AND WAVEFORMS




Octal latched transceiver with dual enable (3-State)

74ABT543









Octal latched transceiver with dual enable (3-State)

74ABT543




Octal latched transceiver with dual enable (3-State)

74ABT543



Octal latched transceiver with dual enable (3-State)

74ABT543



Octal latched transceiver with dual enable (3-State)

74ABT543

