National Semiconductor

74ACTQ652 Quiet Series Transceiver/Register


General Description

The 'ACTQ652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

The 'ACTQ652 utilizes NSC's FACT Quiet SeriesTM technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTOTM output control and undershoot corrector in addition to split ground bus for superior performance.


Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Outputs source/sink 24 mA
- TTL-compatible inputs



74ACTQ652 Quiet Series Transceiver/Register

March 1993




Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appro-

priate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.



H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial $\int = LOW to HIGH Clock Transition$

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	-20 mA
$V_{I} = V_{CC} + 0.5V$	+ 20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Diode Current (IOK)	
$V_{O} = -0.5V$	-20 mA
$V_{O} = V_{CC} + 0.5V$	+ 20 mA
DC Output Voltage (V _O)	$-0.5V$ to $V_{\mbox{CC}}$ $+$ 0.5V
DC Output Source	
or Sink Current (I _O)	\pm 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I _{CC} or I _{GND})	± 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	\pm 300 mA
Junction Temperature (T _J)	
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics for 'ACTQ Family Devices

	Parameter				74ACTQ	Units		
Symbol		V _{CC} (V)			T _A = −40°C to +85°C		Conditions	
			Тур	Gua	ranteed Limits			
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	v	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}V_{CC}-0.1V \end{array}$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$\begin{array}{l} V_{OUT}=0.1V\\ \text{or}V_{CC}-0.1V \end{array}$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	v	$I_{OUT} = -50 \ \mu A$	
		4.5 5.5		3.86 4.86	3.76 4.76	v	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA I_{OH} -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	$I_{OUT} = 50 \ \mu A$	
		4.5 5.5		0.36 0.36	0.44 0.44	v	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_{I} = V_{CC}$, GND	
I _{OZT}	Maximum I/O Leakage Current	5.5		±0.6	±6.0	μΑ		
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$	
I _{OLD}	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
IOHD	Output Current	5.5			-75	mA	V _{OHD} = 3.85V Mir	

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Recommended Operating

Conditions (Note 2)

4.5V to 5.5V
4.5 10 5.5 1
0V to V_{CC}
0V to V _{CC}
-40°C to +85°C
125 mV/ns
nded for applications re- -40°C to $+125$ °C.

	Parameter		74ACTQ		74ACTQ			
Symbol		V _{CC} (V)	TA =	+ 25°C	T _A = −40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
ICC	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND	
V _{OLP}	Maximum High Level Output Noise	5.0	1.1	1.5		v	<i>Figures 12, 13</i> (Notes 1, 2)	
V _{OLV}	Maximum Low Level Output Noise	5.0	-0.6	-1.2		v	<i>Figures 12, 13</i> (Notes 1, 2)	
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2		v	(Notes 1, 3)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8		v	(Notes 1, 3)	

Note 1: PDIP package.

Note 3: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

AC Electrical Characteristics

			74ACTQ			74ACTQ		
Symbol	Parameter	V _{CC} * (V)			C to +85°C 50 pF	Units		
			Min	Тур	Max	Min	Max	
f _{max}	Max. Clock Frequency	5.0						MHz
t _{PLH,} t _{PHL}	Propagation Delay Clock to Bus	5.0	2.0	7.0	9.5	2.0	10.0	ns
t _{PLH,} t _{PHL}	Propagation Delay Bus to Bus	5.0	2.0	6.5	9.0	2.0	9.5	ns
t _{PLH,} t _{PHL}	Propagation Delay SBA or SAB to A or B	5.0	2.5	6.5	10.0	2.5	10.5	ns

*Voltage Range 5.0 is 5.0V ± 0.5 V.

Symbol	Parameter	V _{CC*} (V)	74ACTQ T _A = +25°C C _L = 50 pF			74A	СТQ	
						T _A = −40°C to +85°C C _L = 50 pF		Units
			Min	Тур	Max	Min	Max	
t _{PZH} , t _{PZL}	Enable Time *OEBA to A	5.0	2.0	7.0	10.5	2.0	11.0	
t _{PHZ,} t _{PLZ}	Disable Time *OEBA to A	5.0	1.0	5.0	8.0	1.0	8.5	ns
t _{PZH} , t _{PZL}	Enable Time OEAB to B	5.0	2.0	7.0	10.5	2.0	11.0	
t _{PHZ} , t _{PLZ}	Disable Time OEAB to B	5.0	1.0	5.0	8.0	1.0	8.5	ns
t _s (H), t _s (L)	Setup Time, HIGH or LOW, Bus to Clock	5.0	3.0			3.0		ns
t _h (H), t _h (L)	Hold Time, HIGH or LOW, Bus to Clock	5.0	1.5			1.5		ns
t _w (H), t _w (L)	Clock Pulse Width HIGH or LOW	5.0	4.0			4.0		ns
t _{OSHL} , t _{OSLH}	Output to Output Skew** A to B, B to A or Clock to Output	5.0		0.5	1.0		1.0	ns

*Voltage range is 5.0V $\pm 0.5V$

**Skew is defined as the absolute value of the difference between the actual propagation delay for any separate outputs of the same device. The specification applies to any output switching in the same direction, either HIGH to LOW (T_{OSH}) or LOW to HIGH (T_{OSLH}). Parameter guaranteed by design.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	54	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

- Procedure:
- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 Ω
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the work generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.

6. Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.






FIGURE 2. Quiet Output Noise Voltage Waveforms

Note A: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B: Input pulses have the following characteristics: f=1 MHz, $t_f=3$ ns, $t_f=3$ ns, skew <150 ps.

- V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :
- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.