

## DM74S112


# **Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs**

#### **General Description**

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tran-

sition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Connection Diagram**



Order Number DM54S112J or DM74S112N See Package Number J16A or N16E

#### **Function Table**

Inputs					Outputs		
PR	CLR	CLK	J	Κ	Q	Q	
L	Н	Х	Х	Х	Н	L	
Н	L	х	X	Х	L	Н	
L	L	х	x	X	H*	H*	
Н	Н	$\downarrow$	L	L	Q <sub>o</sub>	$\overline{Q}_{o}$	
Н	Н	$\downarrow$	Н	L	Н	L	
Н	Н	$\downarrow$	L	Н	L	Н	
Н	Н	↓	Н	Н	Toggle		
Н	Н	Н	x	x	Q <sub>o</sub>	$\overline{Q}_{o}$	

- H = High Logic Level
- X = Either Low or High Logic Level
- L = Low Logic Level
- ↓ = Negative going edge of pulse.
- Q<sub>0</sub> = The output logic level of Q before the indicated input conditions were established.
- = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to its incitive (high) level.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Absolute Maximum Ratings (Note 1)

Operating Free Air Temperature Range

DM54S DM74S -55°C to +125°C 0°C to +70°C

Supply Voltage Input Voltage

7V 5.5**V** 

Storage Temperature Range

-65°C to +150°C

# **Recommended Operating Conditions**

Symbol	Parameter		DM54S112			DM74S112			Units
			Min	Nom	Max	Min	Nom	Max	
V <sub>cc</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V <sub>IH</sub>	High Level Inpu	High Level Input Voltage				2			V
V <sub>IL</sub>	Low Level Input	Low Level Input Voltage			0.8			0.8	٧
I <sub>OH</sub>	High Level Output Current				-1			-1	mA
l <sub>oL</sub>	Low Level Output Current				20			20	mA
f <sub>CLK</sub>	Clock Frequency (Note 3)		0	125	80	0	125	80	MHz
f <sub>CLK</sub>	Clock Frequency (Note 4)		0	80	60	0	80	60	MHz
t <sub>w</sub>	Pulse Width	Clock High	6			6			
	(Note 3)	Clock Low	6.5			6.5			ns
		Clear Low	8			8			
		Preset Low	8			8			
t <sub>w</sub>	Pulse Width	Clock High	8			8			
	(Note 4)	Clock Low	8			8			ns
		Clear Low	10			10			
		Preset Low	10			10			
t <sub>su</sub>	Setup Time (Notes 2, 5)		7↓			7↓			ns
t <sub>H</sub>	Input Hold Time (Notes 2, 5)		01			ο↓			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The 'Absolute Maximum Ratings' are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the 'Electrical Characteristics' table are not guaranteed at the absolute maximum ratings. The 'Recommended Operating Conditions' table will define the conditions for actual device operation.

Note 2: The symbol  $(\downarrow)$  indicates the falling edge at the clock pulse is used for reference.

Note 3:  $C_L$  = 15 pF,  $R_L$  = 280 $\Omega$ ,  $T_A$  = 25°C and  $V_{CC}$  = 5V.

**Note 4:**  $C_L = 50 \text{ pF}, R_L = 280\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$ 

Note 5:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

### **Electrical Characteristics**

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions $V_{CC} = Min, I_{I} = -18 \text{ mA}$		Min	<b>Typ</b> (Note 6)	Max	Units
$V_{I}$	Input Clamp Voltage					-1.2	٧
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	DM54	2.5	3.4		٧
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max				0.5	٧
	Voltage	V <sub>IH</sub> = Min, V <sub>IL</sub> = Max					
T <sub>t</sub>	Input Current @ Max	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V				1	mA
	Input Voltage						
T <sub>IH</sub>	High Level Input	V <sub>CC</sub> = Max	J, K			50	
	Current	$V_1 = 2.7V$	Clear			100	μ <b>A</b>
			Preset			100	
			Clock			100	
I <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max	J, K			-1.6	
	Current	$V_1 = 0.5V$	Clear			-7	m <b>A</b>
		(Note 9)	Preset			-7	
			Clock			-4	
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-40		-100	m <b>A</b>
	Output Current	(Note 7)	DM74	-40		-100	
Icc	Supply Current	V <sub>CC</sub> = Max (Note 8)			30	50	mA

Note 6: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 8: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.


Note 9: Clear is tested with preset high and preset is tested with clear high.

# Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C


		From (Input)					
Symbol	Parameter	To (Output)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock		80		60		MHz
	Frequency						
t <sub>PLH</sub>	Propagation Delay Time	Preset		7		9	ns
	Low to High Level Output	to Q					
t <sub>PHL</sub>	Propagation Delay Time	Preset		7		12	ns
	High to Low Level Output	to Q					
t <sub>PLH</sub>	Propagation Delay Time	Clear		7		9	ns
	Low to High Level Output	to Q					
t <sub>PHL</sub>	Propagation Delay Time	Clear		7		12	ns
	High to Low Level Output	to Q					
t <sub>PLH</sub>	Propagation Delay Time	Clock to		7		9	ns
	Low to High Level Output	Q or $\overline{Q}$					
t <sub>PHL</sub>	Propagation Delay Time	Clock to		7		12	ns
	High to Low Level Output	Q or $\overline{Q}$					



## Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Ceramic Dual-In-Line Package (J) Order Number DM54S112J Package Number J16A



16-Lead Molded Dual-In-Line Package (N) Order Number DM74S112N Package Number N16E

# LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor Europe

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179