

## Latches/Flip-Flops

## 54F373, 54F374

### FEATURES

- 8-bit transparent latch — 54F373
- 8-bit positive, edge-triggered register — 54F374
- 3-State output buffers
- Common 3-State output enable
- Independent register and 3-State buffer operation
- See 54F573 for broadside pinout version of the 54F373

- See 54F574 for broadside pinout version of the 54F374

### DESCRIPTION

The 54F373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable ( $\bar{OE}$ ) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is High. The latch remains transparent to the data inputs while E is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable ( $\bar{OE}$ ) controls all eight 3-State buffers independent of the latch operation.

### ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
20-Pin Ceramic DIP	54F373/BRA, 54F374/BRA	GDIP1-T20
20-Pin Ceramic Flat Pack	54F373/BSA, 54F374/BSA	GDFP2-F20
20-Pin Ceramic LLCC	54F373/B2A, 54F374/B2A	CQCC2-N20


\* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D <sub>0</sub> - D <sub>7</sub>	Data inputs	1.0/1.0	20 $\mu$ A/0.6mA
E (54F373)	Latch enable input (active High)	1.0/1.0	20 $\mu$ A/0.6mA
$\bar{OE}$	Output enable input (active Low)	1.0/1.0	20 $\mu$ A/0.6mA
CP (54F374)	Clock pulse input (active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
Q <sub>0</sub> - Q <sub>7</sub>	3-State outputs	150/33	3mA/20mA





NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.



### PIN CONFIGURATION



### LOGIC SYMBOL



**Latches/Flip-Flops****54F373, 54F374****LLCC LEAD CONFIGURATION****PIN CONFIGURATION****LOGIC SYMBOL****LLCC LEAD configuration**

**Latches/Flip-Flops****54F373, 54F374****LOGIC DIAGRAM, 54F373****LOGIC DIAGRAM, 54F374**

**Latches/Flip-Flops****54F373, 54F374**

When  $\overline{OE}$  is Low, the latched or transparent data appears at the outputs. When  $\overline{OE}$  is High, the outputs are in the High impedance "off" state, which means they will neither drive nor load the bus.

The 54F374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled indepen-

dently by the Clock (CP) and Output Enable ( $\overline{OE}$ ) control gates. The register is fully edge triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS me-

mories, or MOS microprocessors. The active Low Output Enable ( $\overline{OE}$ ) controls all eight 3-State buffers independent of the register operation. When  $\overline{OE}$  is Low, the data in the register appears at the outputs. When  $\overline{OE}$  is High, the outputs are in the High impedance "off" state, which means they will neither drive nor load the bus.

**MODE SELECT — FUNCTION TABLE, 54F373**

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS $Q_0 - Q_7$
	$\overline{OE}$	E	$D_n$		
Enable and read register	L	H	X	L	L
	L	H	X	H	H
Latch and read register	L	L	I	L	L
	L	L	h	H	H
Latch register and disable outputs	H	X	X	X	(Z)
	H	X	X	X	(Z)

**MODE SELECT — FUNCTION TABLE, 54F374**

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS $Q_0 - Q_7$
	$\overline{OE}$	CP	$D_n$		
Load and read register	L	↑	I	L	L
	L	↑	h	H	H
Load register and disable outputs	H	X	X	X	(Z)
	H	X	X	X	(Z)

H = High voltage level

h = High voltage level one setup time prior to the Low-to-High clock transition or High-to-Low E transition

L = Low voltage level

X = Don't care

I = Low voltage level one setup time prior to Low-to-High clock transition or High-to-Low E transition

(Z)= High impedance "off" state

↑ = Low-to-High clock transition

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage range	-0.5 to +7.0	V
$V_I$	Input voltage range	-0.5 to +7.0	V
$I_I$	Input current range	-30 to +5	mA
$V_O$	Voltage applied to output in High output state range	-0.5 to +5.5	V
$I_O$	Current applied to output in Low output state	40	mA
$T_{STG}$	Storage temperature range	-65 to +150	°C

**Latches/Flip-Flops****54F373, 54F374****RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH1</sub>	High-level output current			-1	mA
I <sub>OH2</sub>	High-level output current			-3	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT	
			Min	Typ <sup>2</sup>	Max		
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max	I <sub>OH1</sub> = -1mA	2.5		V	
			I <sub>OH2</sub> = -3mA	2.4		V	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max		0.35	0.50	V	
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>		-0.73	-1.2	V	
I <sub>OZH</sub>	Off-state output current, High-level voltage applied	V <sub>CC</sub> = Max, V <sub>IH</sub> = Min, V <sub>O</sub> = 2.7V			50	μA	
I <sub>OZL</sub>	Off-state output current, Low-level voltage applied	V <sub>CC</sub> = Max, V <sub>IH</sub> = Min, V <sub>O</sub> = 0.5V			-50	μA	
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7.0V			100	μA	
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V			-0.6	mA	
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.0V	-60		-150	mA	
I <sub>CC</sub>	Supply current (total)	54F373	V <sub>CC</sub> = Max	I <sub>CCZ</sub> OE ≥ 4.0V D inputs = E = GND	35	55	mA
		54F374		I <sub>CCZ</sub> CP ≥ 4.0V D inputs = GND	57	86	mA

**Latches/Flip-Flops****54F373, 54F374****AC ELECTRICAL CHARACTERISTICS**





SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
$t_{MAX}$	Maximum clock frequency	54F374	Waveform 6	100			60		MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay E to $Q_n$	54F373	Waveform 1	3.0 1.0	9.0 4.0	11.5 7.0	3.0 2.0	15.0 8.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $D_n$ to $Q_n$	54F373	Waveform 4	3.0 2.0	5.3 3.7	7.0 5.0	3.0 1.7	8.5 6.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay CP to $Q_n$	54F374	Waveform 6	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 11.5	ns ns
$t_{PZH}$	Output enable time to High level	54F373 54F374	Waveform 2	2.0 2.0	5.0 9.0	11.0 11.5	2.0 2.0	13.5 14.0	ns ns
$t_{PZL}$	Output enable time to Low level	54F373 54F374	Waveform 3	2.0 2.0	5.6 5.3	7.5 7.5	2.0 2.0	10.0 10.0	ns ns
$t_{PHZ}$	Output disable time from High level	54F373 54F374	Waveform 2	2.0 2.0	4.5 5.3	6.5 7.0	2.0 2.0	10.0 8.0	ns ns
$t_{PLZ}$	Output disable time from Low level	54F373 54F374	Waveform 3	2.0 2.0	3.8 4.3	5.0 5.5	2.0 2.0	7.0 7.5	ns ns

**AC SETUP REQUIREMENTS**


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Setup time, High or Low $D_n$ to E	54F373	Waveform 5	2.0 2.0			2.0 2.0		ns ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $D_n$ to E	54F373	Waveform 5	3.0 3.0			3.0 3.0		ns ns
$t_w(H)$ $t_w(L)$	Clock pulse width	54F374	Waveform 6	7.0 6.0			7.0 6.0		ns ns
$t_s(H)$ $t_s(L)$	Setup time, High or Low $D_n$ to CP	54F374	Waveform 7	2.0 2.0			2.5 2.0		ns ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $D_n$ to CP	54F374	Waveform 7	2.0 2.0			2.0 2.5		ns ns
$t_w(H)$ $t_w(L)$	Latch enable pulse width	54F373	Waveform 1	6.0 6.0			6.0 6.0		ns ns

**NOTES:**


- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

**Latches/Flip-Flops****54F373, 54F374****AC WAVEFORMS**Waveform 1. Latch Enable to Output Delays  
and Latch Enable Pulse WidthWaveform 2. 3-State Output Enable Time to High Level  
and Output Disable Time from High LevelWaveform 3. 3-State Output Enable Time to Low Level  
and Output Disable Time from Low Level


Waveform 4. Propagation Delay Data to Q Outputs



Waveform 5. Data Setup and Hold Times




Waveform 6. Clock to Output Delays and Pulse Width




Waveform 7. Data Setup and Hold Times

NOTE: For all waveforms, V<sub>M</sub> = 1.5V

The shaded areas indicate when the input is permitted to change for predictable output performance.

**Latches/Flip-Flops****54F373, 54F374****TEST CIRCUIT AND WAVEFORM**

Test Circuit for 3-State Outputs



Input Pulse Definitions

**SWITCH POSITION**

TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All others	open

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	t <sub>W</sub>	t <sub>TLH</sub>	t <sub>THL</sub>
54F	1MHz	500ns	≤2.5ns	≤2.5ns

**DEFINITIONS:**R<sub>L</sub> = Load Resistor; see AC Characteristics for value.C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.R<sub>T</sub> = Termination resistance should be equal to Z<sub>O<sub>UT</sub></sub> of pulse generators.V<sub>X</sub> = Unclocked pins must be held at: ≤0.8V, ≥2.7V or open per Function Table.