

DATA SHEET

74LV138

3-to-8 line decoder/multiplexer; inverting

Product specification

1997 Feb 03

IC24 Data Handbook

3-to-8 line decoder/demultiplexer; inverting

74LV138

FEATURES

- Wide operating voltage: 1.0 to 5.5 V
- Optimized for low voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between $V_{CC} = 2.7$ V and $V_{CC} = 3.6$ V
- Typical V_{OLP} (output ground bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_{amb} = 25^\circ\text{C}$
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_{amb} = 25^\circ\text{C}$
- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Active LOW mutually exclusive outputs
- Output capability: standard
- I_{CC} category: MSI

QUICK REFERENCE DATA

 $GND = 0$ V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f \leq 2.5$ ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	Propagation delay A_n to \bar{Y}_n , E_3 to \bar{Y}_n , E_n to \bar{Y}_n	$C_L = 15$ pF; $V_{CC} = 3.3$ V	12 14	ns ns
C_I	Input capacitance		3.5	pF
C_{PD}	Power dissipation capacitance per package	$V_{CC} = 3.3$ V $V_I = GND$ to V_{CC} ¹	45	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz; C_L = output load capacity in pF;


f_o = output frequency in MHz; V_{CC} = supply voltage in V;

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	-40°C to +125°C	74LV138 N	74LV138 N	SOT38-4
16-Pin Plastic SO	-40°C to +125°C	74LV138 D	74LV138 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +125°C	74LV138 DB	74LV138 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV138 PW	74LV138PW DH	SOT403-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 2, 3	A_0 to A_2	Address inputs
4, 5	E_1 to E_2	Enable inputs (active LOW)
6	E_3	Enable inputs (active HIGH)
15, 14, 13, 12, 11, 10, 9, 7	\bar{Y}_0 to \bar{Y}_7	Outputs
8	GND	Ground (0 V)
16	V_{CC}	Positive supply voltage


3-to-8 line decoder/demultiplexer; inverting

74LV138


LOGIC DIAGRAM



LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



FUNCTION TABLE

INPUTS						OUTPUTS							
E ₁	E ₂	E ₃	A ₀	A ₁	A ₂	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	H	H	L	H	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	H	H	H	H	H	H	L	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

NOTES:

- H = HIGH voltage level
 L = LOW voltage level
 X = don't care

3-to-8 line decoder/demultiplexer; inverting

74LV138

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
±I _{IK}	DC input diode current	V _I < -0.5 or V _I > V _{CC} + 0.5V	20	mA
±I _{OK}	DC output diode current	V _O < -0.5 or V _O > V _{CC} + 0.5V	50	mA
±I _O	DC output source or sink current – standard outputs – bus driver outputs	-0.5V < V _O < V _{CC} + 0.5V	25 35	mA
±I _{GND} , ±I _{CC}	DC V _{CC} or GND current for types with – standard outputs – bus driver outputs		50 70	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	5.5	V
V _I	Input voltage		0	–	V _{CC}	V
V _O	Output voltage		0	–	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics per device	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times except for Schmitt-trigger inputs	V _{CC} = 1.0V to 2.0V V _{CC} = 2.0V to 2.7V V _{CC} = 2.7V to 3.6V V _{CC} = 3.6V to 5.5V	– – – –	– – – –	500 200 100 50	ns/V

NOTE:

1. The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5V.

3-to-8 line decoder/demultiplexer; inverting

74LV138

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT	
			-40°C to +85°C			-40°C to +125°C			
			MIN	TYP ¹	MAX	MIN	MAX		
V_{IH}	HIGH level Input voltage	$V_{CC} = 1.2 \text{ V}$	V_{CC}	0.6		V_{CC}		V	
		$V_{CC} = 2.0 \text{ V}$		1.4			1.4		
		$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$		2.0			2.0		
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$		$0.7 * V_{CC}$			$0.7 * V_{CC}$		
V_{IL}	LOW level Input voltage	$V_{CC} = 1.2 \text{ V}$		0.4	GND		GND	V	
		$V_{CC} = 2.0 \text{ V}$			0.6		0.6		
		$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$			0.8		0.8		
		$V_{CC} = 4.5 \text{ to } 5.5$			$0.3 * V_{CC}$		$0.3 * V_{CC}$		
V_{OH}	HIGH level output voltage; all outputs	$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100\mu\text{A}$		1.2				V	
		$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100\mu\text{A}$	1.8	2.0		1.8			
		$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100\mu\text{A}$	2.5	2.7		2.5			
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100\mu\text{A}$	2.8	3.0		2.8			
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100\mu\text{A}$	4.3	4.5		4.3			
V_{OH}	HIGH level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 6\text{mA}$	2.40	2.82		2.20		V	
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 12\text{mA}$	3.60	4.20		3.50			
V_{OH}	HIGH level output voltage; BUS driver outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 8\text{mA}$	2.40	2.82		2.20		V	
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 16\text{mA}$	3.60	4.20		3.50			
V_{OL}	LOW level output voltage; all outputs	$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100\mu\text{A}$		0				V	
		$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100\mu\text{A}$		0	0.2		0.2		
		$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100\mu\text{A}$		0	0.2		0.2		
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100\mu\text{A}$		0	0.2		0.2		
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100\mu\text{A}$		0	0.2		0.2		
V_{OL}	LOW level output voltage; STANDARD outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	V	
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.35	0.55		0.65		
V_{OL}	LOW level output voltage; BUS driver outputs	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 8\text{mA}$		0.20	0.40		0.50	V	
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 16\text{mA}$		0.35	0.55		0.65		
I_I	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or } \text{GND}$			1.0		1.0	μA	
I_{OZ}	3-State output OFF-state current	$V_{CC} = 5.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; V_O = V_{CC} \text{ or } \text{GND}$			5		10	μA	
I_{CC}	Quiescent supply current; SSI	$V_{CC} = 5.5\text{V}; V_I = V_{CC} \text{ or } \text{GND}; I_O = 0$			20.0		40	μA	
	Quiescent supply current; flip-flops	$V_{CC} = 5.5\text{V}; V_I = V_{CC} \text{ or } \text{GND}; I_O = 0$			20.0		80		
	Quiescent supply current; MSI	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or } \text{GND}; I_O = 0$			20.0		160	μA	
	Quiescent supply current; LSI	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or } \text{GND}; I_O = 0$			500		1000		
ΔI_{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}; V_I = V_{CC} - 0.6 \text{ V}$			500		850	μA	

NOTE:

- All typical values are measured at $T_{amb} = 25^\circ\text{C}$.

3-to-8 line decoder/demultiplexer; inverting



74LV138

AC CHARACTERISTICSGND = 0V; $t_r = t_f = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	LIMITS					UNIT
				-40 to +85 °C			-40 to +125 °C		
			$V_{CC}(\text{V})$	MIN	TYP ¹	MAX	MIN	MAX	
t_{PHL}/t_{PLH}	Propagation delay A_n to \bar{Y}_n	Figures 1, 3	1.2		75				ns
			2.0		26	36		44	
			2.7		19	26		33	
			3.0 to 3.6		14 ²	21		26	
			4.5 to 5.5		-3	16		20	
t_{PHL}/t_{PLH}	Propagation delay E_3 to \bar{Y}_n	Figures 1, 3	1.2		85				ns
			2.0		29	39		49	
			2.7		21	29		36	
			3.0 to 3.6		16 ²	23		29	
			4.5 to 5.5		-3	19		24	
t_{PHL}/t_{PLH}	Propagation delay \bar{E}_n to \bar{Y}_n	Figures 2, 3	1.2		85				ns
			2.0		29	39		49	
			2.7		21	29		36	
			3.0 to 3.6		16 ²	23		29	
			4.5 to 5.5		-3	19		24	

NOTES:


1. Unless otherwise stated, all typical values are measured at $T_{amb} = 25^\circ\text{C}$.
2. Typical values are measured at $V_{CC} = 3.3\text{ V}$.
3. Typical values are measured at $V_{CC} = 5.0\text{ V}$.

AC WAVEFORMS $V_M = 1.5\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$ and $\leq 3.6\text{ V}$; $V_M = 0.5\text{ V} \times V_{CC}$ at $V_{CC} < 2.7\text{ V}$ and $\geq 4.5\text{ V}$; V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.Figure 1. Input (A_n) and enable input (E_3) to output (\bar{Y}_n) propagation delays.Figure 2. Enable input (\bar{E}_n) to output (\bar{Y}_n) propagation delays.

3-to-8 line decoder/demultiplexer; inverting

74LV138

TEST CIRCUIT



SWITCH POSITION

TEST	S_1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{S1}
t_{PHZ}/t_{PZH}	GND

	V_{CC}	V_I	V_{S1}
$< 2.7V$	V_{CC}	$2 * V_{CC}$	
$2.7\text{--}3.6V$	$2.7V$	$2 * V_{CC}$	
$\geq 4.5V$	V_{CC}	$2 * V_{CC}$	

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance:
See AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of
pulse generators.

SY00044

Figure 3. Load circuitry for switching times.

3-to-8 line decoder/demultiplexer; inverting

74LV138

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4

3-to-8 line decoder/demultiplexer; inverting

74LV138

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1

3-to-8 line decoder/demultiplexer; inverting

74LV138

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1

3-to-8 line decoder/demultiplexer; inverting

74LV138

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1

3-to-8 line decoder/demultiplexer; inverting

74LV138

DEFINITIONS

Data Sheet Identification	Product Status	Definition
<i>Objective Specification</i>	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1997
All rights reserved. Printed in U.S.A.

Let's make things better.

Philips
Semiconductors



PHILIPS