



August 1993

# 54LVQ/74LVQ125 Low Voltage Quad Buffer with TRI-STATE® Outputs


## General Description

The 74LVQ125 contains four independent non-inverting buffers with TRI-STATE outputs.



## Features

- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into 75Ω

## Logic Symbol



## Connection Diagrams



Pin Names	Description
$\bar{A}_n, B_n$	Inputs
$O_n$	Outputs

## Function Table

Inputs		Output
$A_n$	$B_n$	$O_n$
L	L	L
L	H	H
H	X	Z

H = HIGH Voltage Level  
L = LOW Voltage Level  
Z = HIGH Impedance  
X = Immaterial

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

54LVQ/74LVQ125 Low Voltage Quad Buffer with TRI-STATE Outputs

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
V <sub>I</sub> = -0.5V	-20 mA
V <sub>I</sub> = V <sub>CC</sub> + 0.5V	+20 mA
DC Input Voltage (V <sub>I</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> = -0.5V	-20 mA
V <sub>O</sub> = V <sub>CC</sub> + 0.5V	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source or Sink Current	±100 mA
Junction Temperature (T <sub>J</sub> )	
CDIP	175°C
PDIP	140°C

**Note 1:** Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of 'LVQ circuits outside databook specifications.

### Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	'LVQ	3.0V to 3.6V
Input Voltage (V <sub>I</sub> )		0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )		0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	74LVQ	-40°C to +85°C
	54LVQ	-55°C to +125°C
Minimum Input Edge Rate (ΔV/Δt)	V <sub>IN</sub> from 0.8V to 2.0V	
	V <sub>CC</sub> @ 3.0V	125 mV/ns

### DC Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	74LVQ		54LVQ	74LVQ		Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -55°C to +125°C	T <sub>A</sub> = -40°C to +85°C			
			Typ	Guaranteed Limits					
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0	1.5	2.0	2.0	2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V	
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0	1.5	0.8	0.8	0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V	
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0	2.99	2.9	2.9	2.9	V	I <sub>OUT</sub> = -50 μA	
		3.0		2.56	2.4	2.46		*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OH</sub> = -12 mA	
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0	0.002	0.1	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
		3.0		0.36	0.50	0.44	V	*V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> = 12 mA	
I <sub>IN</sub>	Maximum Input Leakage Current	3.6		±0.1	±1.0	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND	
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	3.6		±0.5	±10.0	±5.0	μA	V <sub>I</sub> (OE) = V <sub>IL</sub> , V <sub>IH</sub> V <sub>I</sub> = V <sub>CC</sub> , V <sub>GND</sub> V <sub>O</sub> = V <sub>CC</sub> , GND	

\*All outputs loaded; thresholds on input associated with output under test.

### DC Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74LVQ		54LVQ		74LVQ		Units	Conditions
			T <sub>A</sub> = +25°C		T <sub>A</sub> = -55°C to +125°C		T <sub>A</sub> = -40°C to +85°C			
			Typ	Guaranteed Limits						
I <sub>OLD</sub>	†Minimum Dynamic Output Current	3.6					36		mA	V <sub>OLD</sub> = 0.8V Max (Note 1)
I <sub>OHD</sub>		3.6					-25		mA	V <sub>OHD</sub> = 2.0V Min (Note 1)
I <sub>CC</sub>	Maximum Quiescent Supply Current	3.6		5.0		100		50	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.6	1.0					V	(Notes 2 and 3)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.6	-1.0					V	(Notes 2 and 3)
V <sub>IHD</sub>	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0					V	(Notes 2 and 4)
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	3.3	1.5	0.8					V	(Notes 2 and 4)

†Maximum test duration 2.0 ms, one output loaded at a time.

**Note 1:** Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

**Note 2:** Worst case package.

**Note 3:** Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

**Note 4:** Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IHD</sub>). f = 1 MHz.

### AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74LVQ			54LVQ		74LVQ		Units
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		
			Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Data to Output	3.3	1.0	6.5	9.0			1.0	10.0	ns
t <sub>PHL</sub>	Propagation Delay Data to Output	3.3	1.0	6.5	9.0			1.0	10.0	ns
t <sub>PZH</sub>	Output Enable Time	3.3	1.0	6.0	10.5			1.0	11.0	ns
t <sub>PZL</sub>	Output Enable Time	3.3	1.0	7.5	10.0			1.0	11.0	ns
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	7.5	10.0			1.0	10.5	ns
t <sub>PLZ</sub>	Output Disable Time	3.3	1.0	7.5	10.5			1.0	11.5	ns
t <sub>OSHL</sub> , t <sub>OSLH</sub>	Output to Output Skew** Data to Output	3.3		1.0	1.5				1.5	ns

\*Voltage range is 3.3V ± 0.3V.

\*\*Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

### Capacitance


Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 3.3V
C <sub>PD</sub> (Note 1)	Power Dissipation Capacitance	34	pF	V <sub>CC</sub> = 3.3V

**Note 1:** C<sub>PD</sub> is measured at 10 MHz.


## Ordering Information

## NATIONAL SEMICOND LOGI

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:





## Physical Dimensions inches (millimeters)






20 Terminal Ceramic Leadless Chip Carrier (L)  
 NS Package Number E20A

E20A (REV D)

**Physical Dimensions** inches (millimeters) (Continued) **NATIONAL SEMICONDUCTOR LOGIC**




**14-Lead Ceramic Dual-In-Line Package (D)**  
NS Package Number J14A



**14-Lead Small Outline Integrated Circuit (S)**  
NS Package Number M14A

54LVQ/74LVQ125 Low Voltage Quad Buffer with TRI-STATE Output

**Physical Dimensions** inches (millimeters) (Continued)



W14B (REV J)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 2900 Semiconductor Drive  
 P.O. Box 58090  
 Santa Clara, CA 95052-8090  
 Tel: (800) 272-9959  
 TWX: (910) 339-9240

**National Semiconductor GmbH**  
 Industriestrasse 10  
 D-8080 Fürstentfeldbruck  
 Germany  
 Tel: (0-81-41) 103-0  
 Telex: 527649  
 Fax: (0-81-41) 10-35-06

**National Semiconductor Japan Ltd.**  
 Sanso Bldg. 5F  
 4-15-3 Nishi Shinjuku  
 Shinjuku-Ku  
 Tokyo 160, Japan  
 Tel: 3-3299-7001  
 FAX: 3-3299-7000

**National Semiconductor Hong Kong Ltd.**  
 13th Floor, Straight Block  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 737-1800  
 Telex: 51292 NSHKL  
 Fax: (852) 738-9960

**National Semicondutores Do Brazil Ltda.**  
 Av. Brig. Faria Lima, 1409  
 6 Andar  
 Cep-01451, Paulistano,  
 Sao Paulo, SP, Brazil  
 Tel: (55-11) 212-5066  
 Telex: 391-1131931 NSBR BR  
 Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
 16 Business Park Dr.  
 Notting Hill, VIC 3168  
 Australia  
 Tel: (3) 558-9999  
 Fax: (3) 558-9998

6